Self clocking CMOS latch

Details Self clocking CMOS latch Self clocking CMOS latch

1985-05-03

1987-02-17

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307481, 307269, 307530, 365190, H03K 326, H03K 19096, G11C 700

Patent

active

046441859

ABSTRACT:
A CMOS latch is coupled to a differential driver that is operated from the input data. Driver conduction is determined by the conduction in a strobe transistor responding to the signal of a strobe line. The strobe line is normally operated at a level that turns the strobe transistor off. The strobe line is coupled to the output of a four input comparator which senses the DATA IN, DATA IN, DATA OUT and DATA OUT. So long as the DATA IN and DATA OUT are in agreement the strobe line will remain at the level that holds the strobe transistor off and the latch will remain in its original state. However, if there is a disagreement the comparator will produce an output that turns the strobe transistor on and the device will then reset the latch. Thus, the circuit will only change its latch state when the input logic changes.

REFERENCES:
patent: 4247791 (1981-01-01), Rovell
patent: 4506171 (1985-03-01), Evan et al.
patent: 4567389 (1986-01-01), Tran

Affiliated with

Also associated with

Rating

Self clocking CMOS latch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self clocking CMOS latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self clocking CMOS latch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1939089