Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Patent
1999-07-30
2000-10-17
Pascal, Robert
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
331 25, 327 12, H03L 700
Patent
active
061337978
ABSTRACT:
A PLL system (10) includes a PFD (24) that receives a reference clock signal (REF CLK) and a feedback clock signal (FBK CLK). The PFD (24) generates an analog signal (TUNE) based on the phase and frequency relationship of the reference and feedback clock signals. The PFD (24) also generates a clock signal based on two PI phase slips for clocking a counter (70). The analog signal is compared against an upper and lower reference voltage in a threshold detect circuit (34) and the signals UP and DOWN supplied to the counter (70). The counter (70) provides a count value that controls the resonant frequency generated by a tank circuit (73). The tuning range of an oscillator (18) is extended by changing the capacitance of the tank circuit (73).
REFERENCES:
patent: 5410571 (1995-04-01), Yonekawa et al.
patent: 5592110 (1997-01-01), Noguchi
patent: 5648744 (1997-07-01), Frakash et al.
patent: 5870002 (1999-02-01), Ghaderi et al.
patent: 5896066 (1999-04-01), Katayama et al.
Frequency Synthesizer Design Handbook, James A. Crawford, pp. 18 and 22, Aug. 1994.
Durec Jeffrey C.
Lovelace David K.
McGinn Mike
Wortel Klaas
Choe Henry
Motorola Inc.
Parker Lanny L.
Pascal Robert
LandOfFree
Self calibrating VCO correction circuit and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self calibrating VCO correction circuit and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self calibrating VCO correction circuit and method of operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-473105