Self-calibrating sigma-delta analog-to-digital converter

Details Self-calibrating sigma-delta analog-to-digital converter Self-calibrating sigma-delta analog-to-digital converter

2005-06-14

2005-06-14

Hoff, Marc S. (Department: 2857)

Data processing: measuring, calibrating, or testing

Calibration or correction system

Circuit tuning

C702S079000, C702S124000, C708S307000

Reexamination Certificate

active

06907374

ABSTRACT:
A self-calibrating sigma-delta converter (SCADC) functions in a calibration mode and in an operational mode. In the calibration mode, a test circuit of the SCADC generates test signals that are periodic rectangular voltage waveforms. Each test signal has a dc component with a precise voltage amplitude, as well as harmonic components. A low-pass filter of a sigma-delta converter (SDC) within the SCADC filters out the harmonic components. A digital calibration processing circuit within the SCADC uses the precise voltage amplitudes to generate digital correction factors that compensate for dc offset error, gain error and INL error of the SDC. In the operational mode, the SDC receives an analog operational signal and outputs an operational digital data stream. The digital calibration processing circuit uses the correction factors to compensate for dc offset error, gain error and INL error in the operational digital data stream and outputs a corrected digital data stream.

REFERENCES:
patent: 5345409 (1994-09-01), McGrath et al.
patent: 5359156 (1994-10-01), Chan et al.
patent: 5544089 (1996-08-01), Hemminger et al.
patent: 5621406 (1997-04-01), Goetzinger et al.
patent: 6229466 (2001-05-01), Gattani
patent: 6232902 (2001-05-01), Wada
patent: 6271781 (2001-08-01), Pellon
patent: 6445317 (2002-09-01), Lundin et al.
patent: 6646581 (2003-11-01), Huang
patent: 6677876 (2004-01-01), Hoggarth et al.
Fattaruso et al., “Self-Calibration Techniques for a Second-Order Multibit Sigma-Delta Modulator”, Dec. 1993, Solid-State Circuits, IEEE Journal of, vol. 28, pp. 1216-1223.
Baird et al., “A Low Oversampling Ratio 14-b 500-kHz Delta-Sigma ADC with a Self-Calibrated Multibit DAC”, Mar. 1996, Solid-State Circuits, IEEE Journal of, vol. 31, pp. 312-320.

Affiliated with

Also associated with

Rating

Self-calibrating sigma-delta analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-calibrating sigma-delta analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-calibrating sigma-delta analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3462822