Self-calibrated clock and timing signal generator for MOS/VLSI c

Details Self-calibrated clock and timing signal generator for MOS/VLSI c Self-calibrated clock and timing signal generator for MOS/VLSI c

1982-08-30

1985-01-15

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307481, 307526, 307601, 307606, 331 25, H03K 506, H03K 17284, H03L 708

Patent

active

044940211

ABSTRACT:
A self-calibrated clock and timing signal generator provides reliable and continuous arbitrary digital waveforms of preselectable edge resolution. The generator comprises a multistage means to produce a time delayed signal of preselectable edge resolution and having a plurality of outputs or taps between a plurality of series connected delay stages comprising the multistage means. The delay per stage is substantially identical so that the selection of any one of the outputs is representative of a predetermined amount of delay provided to an input signal to the multistage means. Calibrating means is integrally included to develop a control signal which is coupled to each of the stages of the multistage means to continuously maintain the predetermined amount of delay per stage. In the embodiment described, the calibrating means takes the form of an automatic frequency control (AFC) loop wherein the frequency of a voltage controlled oscillator (VCO) is regulated to be equal to that of a reference frequency. The VCO comprises a plurality of series connected delay stages. The control voltage is applied to each stage to control the period of frequency of the VCO. The control voltage developed to adjust the VCO frequency is also employed to regulate the delay of the stages comprising the multistage means. The stages of the delay line are identical in construction to the stages of the VCO.

REFERENCES:
patent: 3953674 (1976-04-01), Fletcher et al.
patent: 3996481 (1976-12-01), Chu et al.
patent: 4011402 (1977-03-01), Koike et al.
patent: 4103251 (1978-07-01), Glick
patent: 4185273 (1980-01-01), Gowan
patent: 4344041 (1982-08-01), Maine
patent: 4358741 (1982-11-01), Nardin
patent: 4388537 (1983-06-01), Kanuma
Mead and Conway, Introduction to VLSI Systems, Addison-Wesley Pub. Co., Menlo Park, CA, 1980, pp. 17-18, 67, 229-236.

Affiliated with

Also associated with

Rating

Self-calibrated clock and timing signal generator for MOS/VLSI c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-calibrated clock and timing signal generator for MOS/VLSI c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-calibrated clock and timing signal generator for MOS/VLSI c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1482478