Self-biased power isolator system

Details Self-biased power isolator system Self-biased power isolator system

1998-04-21

1999-08-31

Nappi, Robert E.

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

307 86, G05F 156, H02J 104

Patent

active

059458160

ABSTRACT:
A self-biased power isolator system is disclosed that provides a fault tolerant power system without the need for auxiliary power. Enhancement-mode MOSFET 120 includes a drain coupled to a first node, a source coupled to a second node, and a gate. Amplifier 50 includes inputs for comparing the voltages from the first and second nodes and an output coupled to the gate of MOSFET 120 by which amplifier 50 controls the state of enhancement-mode MOSFET 120. Amplifier 50 further includes a positive power input coupled to the second node and a negative power input coupled to ground. In one embodiment, the first node is operable to be coupled to a power supply 10 and the second node is operable to be coupled to a load 18. A further embodiment allows the architecture to be replicated, each coupled at the second node to provide an N+1 fault tolerant power system.

REFERENCES:
patent: 5598041 (1997-01-01), Willis
patent: 5686820 (1997-11-01), Riggio, Jr.

Affiliated with

Also associated with

Rating

Self-biased power isolator system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-biased power isolator system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-biased power isolator system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427241