Self-biased phased-locked loop

Details Self-biased phased-locked loop Self-biased phased-locked loop

2007-12-18

2007-12-18

Pascal, Robert (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Tuning compensation

C331S017000, C331S025000, C331S185000, C327S157000

Reexamination Certificate

active

11321495

ABSTRACT:
In general, in one aspect, the disclosure describes a phase-locked loop circuit. The circuit includes an oscillator having a first control input, a second control input, and a third control input, wherein the first control input, the second control input, and the third control input act to control output frequency of the oscillator. The circuit further includes a first charge pump and a second charge pump. A first bias generator is coupled to the first control input of the oscillator and can receive electrical input from the first charge pump. A second bias generator is coupled to the second control input of the oscillator and can receive electrical input from the first charge pump, the second charge pump, and the first bias generator. A third bias generator is coupled to the third control input of the oscillator and can receive electrical input from the second charge pump and the first bias generator.

REFERENCES:
patent: 5900784 (1999-05-01), O'Sullivan
patent: 6329882 (2001-12-01), Fayneh et al.
patent: 6646512 (2003-11-01), Abassi et al.
patent: 6710670 (2004-03-01), Maneatis
patent: 6747497 (2004-06-01), Ingino, Jr.
patent: 2004/0239354 (2004-12-01), Knoll et al.
Maneatis, John G., “FA 8.1: Low-Jitter and Process-Independent DLL and PLL Based on Self Biased Techniques”,1996 IEEE International Solid-State Conference, (1996),3 pages.
Maneatis, John G., “Hidden Complexities of PLLs are Revealed”,Feature Article in Jan. 2002 Issue of ISD Magazine, (Jan. 2002),5 pages.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PII Based on Self-Biased Techniques”,IEEE Journal of Solid-State Circuits, vol. 13, No. 11, (Nov. 1996),1723-1732.
Maneatis, John G., “Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL”,IEEE Journal of SOlid-State Circuits, vol. 38, No. 11, (Nov. 2003),1795-1803.
Maneatis, John G., “Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL”, 688-690.
Tan, Swee Boon, et al., “Self-Biased Phased-Locked Loop”, filed May 31, 2005; Serial No. 11/140,684, 21 pgs.

Affiliated with

Also associated with

Rating

Self-biased phased-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-biased phased-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-biased phased-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3845598