Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate
2008-10-15
2011-10-11
Chu, Chris (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With structure for mounting semiconductor chip to lead frame
C257SE21505, C257S690000, C257S779000, C438S123000
Reexamination Certificate
active
08035206
ABSTRACT:
A lead frame having a die thereon connects a high current conductive area on the die to a lead frame contact using a copper clip that includes a structure portion that is received with a recess-like “tub” formed in the lead frame contact. In the preferred embodiment, a lead frame structure fabricated by etching includes at least one contact that is a half-etch recess or “tub” that receives one end of the clip structure and is retained in the tub by solder paste or an adhesive. The end of the clip that is received in the tub is held in place during subsequent handling until the clip and leadframe undergo solder reflow to effect an electrical connection sufficient to handle the current load and a also effect a reliable mechanical connection. One or more solder-holding pockets are formed a surface portion of the tub and/or the end of the clip that is received in the tub so that a volume of liquefied solder formed during the solder reflow step will effect alignment of any mis-aligned parts by “drawing” at least one of the parts against a “stop” surface.
REFERENCES:
patent: 5779488 (1998-07-01), Cluff
patent: 6582100 (2003-06-01), Hochstein et al.
patent: 6630726 (2003-10-01), Crowley et al.
patent: 6873041 (2005-03-01), Crowley et al.
patent: 7238551 (2007-07-01), Kasem et al.
patent: 7394150 (2008-07-01), Kasem et al.
patent: 7495323 (2009-02-01), St. Germain et al.
patent: 2006/0108671 (2006-05-01), Kasem et al.
patent: 2006/0110856 (2006-05-01), Kasem et al.
patent: 2009/0121330 (2009-05-01), Cruz
Chu Chris
Intersil America's Inc.
Walter Wallace G.
LandOfFree
Self-aligning structures and method for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligning structures and method for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligning structures and method for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4289192