Self aligning PLL demodulator

Details Self aligning PLL demodulator Self aligning PLL demodulator

1997-12-18

1999-09-07

Grimm, Siegfried H.

Demodulators

Frequency modulation demodulator

Input signal combined with local oscillator or carrier...

375376, 455260, H03D 324

Patent

active

059492813

ABSTRACT:
A demodulator (200) including a phase detector (201) receiving a modulated signal and outputting a demodulated signal. The phase detector (201) also receives a reference signal. A programmable voltage circuit (203, 204) outputs an analog voltage. A reference signal generator (208) that is responsive to the programmable voltage circuit (204) and the demodulated signal has an output coupled to provide the reference signal to the phase detector (201). A window detect circuit (206) with an input coupled to the demodulated signal generates an inhibit signal when the demodulated signal is within preselected limits. The inhibit signal is coupled to latch the programmable voltage circuit (203, 204). Preferably, the programmable voltage circuit is implemented as a digital-to-analog converter (204) driven by a counter (203) or by a processor circuit (302).

REFERENCES:
patent: 4963831 (1990-10-01), Stuivenwold et al.

Affiliated with

Also associated with

Rating

Self aligning PLL demodulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self aligning PLL demodulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self aligning PLL demodulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1807869