Self-aligned vertical PNP transistor for high performance...

Details Self-aligned vertical PNP transistor for high performance... Self-aligned vertical PNP transistor for high performance...

2005-12-13

2009-02-10

Kebede, Brook (Department: 2894)

Semiconductor device manufacturing: process

Forming bipolar transistor by formation or alteration of...

C438S312000, C438S336000, C257SE27055, C257SE21383

Reexamination Certificate

active

07488662

ABSTRACT:
A structure and a process for a self-aligned vertical PNP transistor for high performance SiGe CBiCMOS process. Embodiments include SiGe CBiCMOS with high-performance SiGe NPN transistors and PNP transistors. As the PNP transistors and NPN transistors contained different types of impurity profile, they need separate lithography and doping step for each transistor. The process is easy to integrate with existing CMOS process to save manufacturing time and cost. As plug-in module, fully integration with SiGe BiCMOS processes. High doping Polysilicon Emitter can increase hole injection efficiency from emitter to base, reduce emitter resistor, and form very shallow EB junction. Self-aligned N+ base implant can reduce base resistor and parasitical EB capacitor. Very low collector resistor benefits from BP layer. PNP transistor can be Isolated from other CMOS and NPN devices by BNwell, Nwell and BN+ junction.

REFERENCES:
patent: 5342794 (1994-08-01), Wei
patent: 5930635 (1999-07-01), Bashir
patent: 5943564 (1999-08-01), Chen et al.
patent: 6359317 (2002-03-01), Caroll
patent: 6630377 (2003-10-01), Panday
patent: 6699765 (2004-03-01), Shideler
patent: 6864543 (2005-03-01), Kaneko et al.
patent: 2003/0183903 (2003-10-01), Ikeda
patent: 2004/0099895 (2004-05-01), Grey
D. L. Harame et al., “Current status and future trends of SiGe BiCMOS Technology”, IEEE Trans. Electron Devices, vol. 48. pp. 2575-2593, Nov. 2001.
T. Nagano, S. Shukuri, M.Hiraki, M. Minami, A. Watanable and T. Nishida, “What Can Replace BiCMOS at Low supply Voltage Regime?”, IEDM Tech. Dig., p. 393, 1992.
C. T. Chuang and D. D. Tang, “High-Speed Low Power AC-Coupled Complementary Push-Pull ECL Circuit,” IEEE J. Solid-State Circuit, vol. 27, No. 4, p. 660, 1992.
T. Ikeda, T. Nakashima, S. Kobo, H. Jouba and M. Yamawaki, “A High Performance CBiCMOS with Novel Self-Aligned Vertical PNP Transistor,” Proc. of 1994 Bipolar/BiCMOS Circuits & Technology Meeting, p. 238, 1994.

Affiliated with

Also associated with

Rating

Self-aligned vertical PNP transistor for high performance... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned vertical PNP transistor for high performance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned vertical PNP transistor for high performance... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4091535