Fishing – trapping – and vermin destroying
Patent
1991-11-19
1992-10-27
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 41, 437228, H01L 21265, H01L 21465
Patent
active
051588986
ABSTRACT:
A self-aligned, under-gated TFT device (10). A base layer (14) is formed. A conductive layer (16) is formed overlying the base layer (14). A dielectric layer (18) is formed overlying the conductive layer (16). A sacrificial layer (20) is formed overlying the dielectric layer (18). The layers (16, 18, and 20) are etched to form a "pillar" region. A dielectric layer (22) and a planar layer (24), which both overlie the "pillar" region, are etched back to form a substantially planar surface and expose a top portion of the sacrificial layer (20). The sacrificial layer (20) is removed and a conductive layer (28) is formed overlying conductive region (16) and planar layer (22). Conductive layer (28) is used to form a self-aligned TFT device (10) via the formation of a source region (33) and a drain region (34) adjacent an aligned plug region (32).
REFERENCES:
patent: 4614021 (1986-09-01), Hulseweh
patent: 4654121 (1987-03-01), Miller et al.
patent: 4656731 (1987-04-01), Lam et al.
patent: 4803176 (1989-02-01), Bower
patent: 5028555 (1991-07-01), Haskell
patent: 5100817 (1992-03-01), Cederbaum et al.
Cooper Kent J.
Hayden James D.
Nguyen Bich-Yen
Chaudhuri Olik
King Robert L.
Motorola Inc.
Trinh Loc Q.
LandOfFree
Self-aligned under-gated thin film transistor and method of form does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned under-gated thin film transistor and method of form, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned under-gated thin film transistor and method of form will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-905268