Self-aligned split gate EPROM

Details Self-aligned split gate EPROM Self-aligned split gate EPROM

1984-05-15

1987-01-27

Fears, Terrell W.

Static information storage and retrieval

Floating gate

Particular biasing

357 231, G11C 1140

Patent

active

046398937

ABSTRACT:
A self-aligned split gate single transistor memory cell structure is formed by a process which self aligns the drain region to one edge of a floating gate. The portion of the channel underneath the floating gate is accurately defined by using one edge of the floating gate to align the drain region. The control gate formed over the floating gate controls the portion of the channel region between the floating gate and the source to provide split gate operation. The source region is formed sufficiently far from the floating gate so that the channel length between the source region and the closest edge of the floating gate is controlled by the control gate but does not have to be accurately defined.

REFERENCES:
patent: 4274012 (1981-06-01), Simko
patent: 4412311 (1983-10-01), Miccoli et al.

Affiliated with

Also associated with

Rating

Self-aligned split gate EPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned split gate EPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned split gate EPROM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-862821