Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1985-08-02
1989-09-19
Edlow, Martin H.
Static information storage and retrieval
Magnetic bubbles
Guide structure
357 41, 357 235, 357 239, 365185, H01L 2710
Patent
active
048686298
ABSTRACT:
A self-aligned split gate single transistor memory cell structure is formed by a process which self aligns the drain region to one edge of a floating gate. The portion of the channel underneath the floating gate is accurately defined by using one edge of the floating gate to align the drain region. The control gate formed over the floating gate controls the portion of the channel region between the floating gate and the source to provide split gate operation. The source region is formed sufficiently far from the floating gate so that the channel length between the source region and the closest edge of the floating gate is controlled by the control gate but does not have to be accurately defined.
REFERENCES:
patent: 4122544 (1978-10-01), McElroy
patent: 4142926 (1979-03-01), Morgan
patent: 4173791 (1979-11-01), Bell
patent: 4173818 (1979-11-01), Bassous et al.
patent: 4257832 (1981-03-01), Schwabe et al.
patent: 4267558 (1981-05-01), Guterman
patent: 4274012 (1981-06-01), Simko
patent: 4297719 (1981-10-01), Hsu
patent: 4300212 (1981-11-01), Simko
patent: 4318216 (1982-03-01), Hsu
patent: 4328565 (1982-05-01), Harari
patent: 4334292 (1982-06-01), Kotecha
patent: 4336603 (1982-06-01), Kotecha et al.
patent: 4412311 (1983-10-01), Miccoli et al.
patent: 4426764 (1984-01-01), Kosa et al.
patent: 4462090 (1984-07-01), Iizuka
patent: 4471373 (1984-09-01), Shimizu et al.
patent: 4495693 (1985-01-01), Iwahashi et al.
patent: 4561004 (1985-12-01), Kuo et al.
Article entitled "High Density Flash EEPROMs Are About To Burst On The Market", pp. 47 and 48, Electronics, Mar, 3, 1988.
Shirota, Paper entitled "A New NAND Cell for Ultra High Density 5V only EPROM".
IEEE Transactions on Electron Devices, vol. ED-32, No. 5, 5/85 "Lightly Doped Drain Transistors For Advanced VLSI Circuits", pp. 896 et seq.
IEEE Trans. on EL.DV., vol. ED-29, No. 4, 4/82, By takeda et al, pp. 611 et seq., "Semiconductor MOSFET Structure For Minimizing Hot-Carrier Generation".
IEEE Trans. on EL. DV., vol. ED-32, No. 3, 3/85, By Koyanagi et al, pp. 562 et seq., "Optimum Design of n.sup.+ -n.sup.- Double-Diffused Drain MOSFET To Reduce Hot-Carrier Emission".
Edlow Martin H.
Waferscale Integration Inc.
LandOfFree
Self-aligned split gate EPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned split gate EPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned split gate EPROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-372679