Self-aligned silicon carbide semiconductor devices and...

Active solid-state devices (e.g. – transistors – solid-state diode – Schottky barrier

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE29148, C257SE29265, C257S077000

Reexamination Certificate

active

07470967

ABSTRACT:
A self-aligned silicon carbide power MESFET with improved current stability and a method of making the device are described. The device, which includes raised source and drain regions separated by a gate recess, has improved current stability as a result of reduced surface trapping effects even at low gate biases. The device can be made using a self-aligned process in which a substrate comprising an n+-doped SiC layer on an n-doped SiC channel layer is etched to define raised source and drain regions (e.g., raised fingers) using a metal etch mask. The metal etch mask is then annealed to form source and drain ohmic contacts. A single- or multilayer dielectric film is then grown or deposited and anisotropically etched. A Schottky contact layer and a final metal layer are subsequently deposited using evaporation or another anisotropic deposition technique followed by an optional isotropic etch of dielectric layer or layers.

REFERENCES:
patent: 5270554 (1993-12-01), Palmour
patent: 5459089 (1995-10-01), Baliga
patent: 5543637 (1996-08-01), Baliga
patent: 5686737 (1997-11-01), Allen
patent: 5895939 (1999-04-01), Ueno
patent: 5925895 (1999-07-01), Sriram et al.
patent: 6159781 (2000-12-01), Pan et al.
patent: 6686616 (2004-02-01), Allen et al.
patent: 6906350 (2005-06-01), Sriram
patent: 2002/0149021 (2002-10-01), Casady et al.
patent: 2003/0075719 (2003-04-01), Sriram
patent: 10209435 (1998-08-01), None
patent: WO 98/35389 (1998-08-01), None
R.C. Clarke and John W. Palmour. “SiC Microwave Power Technologies”,Proceedings of the IEEE, vol. 90, No. 6 (Jun. 2002), pp. 987-992.
Kazushige Horio, Yasuji Fuseya, Hiroyuki Kusuki, and Hisayoshi Yanai. “Numerical Simulation of GaAs MESFET's with a p-Buffer Layer on the Semi-Insulating Substrate Compensated by Deep Traps”,IEEE Transactions on Microwave Theory and Techniques, vol. 37, No. 9 (Sep. 1989), pp. 1371-1379.
N. Sghaier, J.M. Bluet, A. Souifi, G. Guillot, E. Morvan, and C. Brylinski. “Influence of Semi-Insulating Substrate Purity on the Output Characteristics of 4H-SiC MESFETs”,Materials Science Forum, vols. 389-393 (2002), pp. 1363-1366.
G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, R.K. Chanana, Robert A. Weller, S.T. Pantelides, Leonard C. Feldman, O.W. Holland, M.K. Das, and John W. Palmour. “Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide”,IEEE Electron Device Letters, vol. 22, No. 4 (Apr. 2001), pp. 176-178.
Ho-Young Cha, C.I. Thomas, G. Koley, Lester F. Eastman, and Michael G. Spencer. “Reduced Trapping Effects and Improved Electrical Performance in buried-gate 4H-SiC MESFETs”,IEEE Transactions on Electron Devices, vol. 50, No. 7 (Jul. 2003), pp. 1569-1574.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Self-aligned silicon carbide semiconductor devices and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned silicon carbide semiconductor devices and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned silicon carbide semiconductor devices and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4047337

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.