Self-aligned semiconductor circuits and process therefor

Details Self-aligned semiconductor circuits and process therefor Self-aligned semiconductor circuits and process therefor

1979-06-29

1982-07-06

Edlow, Martin H.

357 44, 357 59, 357 49, H01L 2702, H01L 2904

Patent

active

043386229

ABSTRACT:
A semiconductor circuit in which a plurality of transistors is provided, the collector regions/contacts and the base regions/contacts of the transistors being mutually self-aligned. In one embodiment, the collectors have conductive layer contacts (such as metal) and are self-aligned to polysilicon base contacts while in another embodiment the base contacts are comprised of a conductive (metal) layer while polysilicon is used for the collector contacts. The collectors of these transistors can be butted to a field oxide to reduce the extrinsic base area and to minimize excess charge storage in the base region. The base contacts, whether polysilicon or metal, etc. provide alternate base current paths so that the removal of the extrinsic base area does not adversely affect the total amount of base current which can flow. The use of a polysilicon layer for the base contacts, where "fingers" are provided by the polysilicon layer, enhances wirability and the mode of fabrication of the structure, since the polysilicon fingers can have an insulating layer (grown oxide) thereover to provide electrical isolation from over-lying conductors. These self-alignment techniques provide enhanced electrical properties since the distance between the base and collector contacts is minimized and since the base-emitter depletion layer capacitance, the stored charge and the base series resistance are reduced. From a processing standpoint, an additional masking step is not required to form the collector regions.

REFERENCES:
patent: 3736477 (1973-05-01), Berger et al.
patent: 3904450 (1975-09-01), Evans
patent: 3962717 (1976-06-01), O'Brien
patent: 3982266 (1976-09-01), Matzen
patent: 3993513 (1976-11-01), O'Brien
patent: 4151019 (1979-04-01), Tokumaru
patent: 4157269 (1979-06-01), Ning et al.
patent: 4158783 (1979-06-01), Berger
patent: 4160989 (1979-07-01), de Brebisson
patent: 4160991 (1979-07-01), Anantha et al.
patent: 4231051 (1980-10-01), Custode
patent: 4277701 (1981-07-01), Hornung
Middelhoek et al., IEEE Journ. of Solid State Circuits, vol. SC-12, No. 2, Apr. 1977, pp. 135-138.
Ning et al, IBM Tech. Discl. Bull., vol. 21, No. 2, Jul. 1978, pp. 846-849.
Dumke, IBM Tech. Discl. Bull., vol. 21, No. 10, Mar. 1979.
Tang et al, IEEE Trans. On Electron Devices, vol. ED-27, No. 8, (Aug. 1980) pp. 1379-1384.
Berger et al, IEEE Jour. of Solid State Circuits, vol. SC-9, No. 5, Oct. 1974, pp. 211 et seq.
Weidmann, IBM Tech. Discl. Bull., vol. 21, No. 1, Jun. 1978, p. 231.
Berger et al, IEEE Journ. of Solid State Circuits, vol. SC-14, No. 2, Apr. 1979, pp. 327 et seq.

Affiliated with

Also associated with

Rating

Self-aligned semiconductor circuits and process therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned semiconductor circuits and process therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned semiconductor circuits and process therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2171504