Self-aligned metal process for field effect transistor integrate

Details Self-aligned metal process for field effect transistor integrate Self-aligned metal process for field effect transistor integrate

1980-07-08

1982-11-23

Ozaki, G.

Metal working

Method of mechanical manufacture

Assembling or joining

29577C, 29578, 29580, 29591, 148187, 148188, H01L 2122

Patent

active

043598161

ABSTRACT:
A process is described which achieves self-aligned metal to silicon contacts and submicron contact-to-contact and metal-to-metal spacing for field effect transistors. The insulation between the contacts and the metal is dielectric material having a thickness dimension about a micron or less. The structure is substantially planar. The method for forming this structure involves providing a silicon body and then forming a first insulating layer on the silicon body. A layer of polycrystalline silicon is formed thereover. Openings are made in the layer by reactive ion etching which results in the structure having horizontal surfaces and vertical surfaces. The openings can be in either the areas designated to be the gate regions or a PN junction region of the field effect transistors in the integrated circuit. A second insulating layer is then formed on both the horizontal surfaces and vertical surfaces. Reactive ion etching of this second insulating layer moves the horizontal layers and provides a narrow dimensioned dielectric pattern of regions on the major surface of the silicon body. The gate dielectric is either formed hereat or PN junctions are fabricated by diffusion or ion implantation. The remaining polycrystalline layer is removed to leave the narrow regions on the major surface of the silicon body. A conductive layer is blanket deposited over the narrow dimensioned regions and areas in between to make contact to source/drain PN regions and form the gate electrodes.

REFERENCES:
patent: 3643235 (1972-02-01), Berger et al.
patent: 3648125 (1972-03-01), Peltzer
patent: 3750268 (1973-08-01), Wang
patent: 3823353 (1974-07-01), Berger et al.
patent: 3922565 (1975-11-01), Berger et al.
patent: 3942241 (1976-03-01), Harigaya et al.
patent: 3984822 (1976-10-01), Simko et al.
patent: 4075045 (1978-02-01), Rideout
patent: 4083098 (1978-04-01), Nicholas
patent: 4103415 (1978-08-01), Hayes
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4190466 (1980-02-01), Bhattacharyya et al.
patent: 4209349 (1980-06-01), Ho et al.
patent: 4209350 (1980-06-01), Ho et al.
patent: 4222164 (1980-09-01), Triebwasser
patent: 4234362 (1980-11-01), Riseman
patent: 4236294 (1980-12-01), Anantha et al.
patent: 4249968 (1981-02-01), Gardiner et al.
patent: 4256514 (1981-03-01), Pogge
patent: 4287661 (1981-09-01), Stoffel
patent: 4295264 (1981-10-01), Rodgers
Critchlow, D. L., "Highspeed Mosfet Circuits . . . Lithography", Computer, vol. 9, No. 2, Feb. 1976, pp. 31-37.
Pogge, H. B., "Narrow Line Widths Masking Method", I.B.M. Tech. Discl. Bull., vol. 19, No. 6, Nov. 1976, pp. 2057-2058.
Abbas et al., "Extending the Minimal Dimensions . . . Processing", I.B.M. Tech. Discl. Bull., vol. 20, No. 4, Sep. 1977, pp. 1376-1378.
Jackson et al., "Novel Submicron Fabrication Technique", Semiconductor International, Mar. 1980, pp. 77-83.
Yeh, T. H., "Self-Aligned Integrated--Structures", I.B.M. Tech. Discl. Bull., vol. 22, No. 9, Feb. 1980, pp. 4047-4051.

Affiliated with

Also associated with

Rating

Self-aligned metal process for field effect transistor integrate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned metal process for field effect transistor integrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned metal process for field effect transistor integrate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1873457