Patent
1990-02-05
1991-10-29
Prenty, Mark
357 67, 357 34, 357 59, H01L 2348, H01L 2904, H01L 2972
Patent
active
050619861
ABSTRACT:
There is disclosed herein a bipolar transistor structure having a self aligned extended silicide base contact. The contact extends to the position of a base contact window located outside the perimeter of the isolation island on a contact pad formed over the field oxide. This allows the size of the isolation island to be kept smaller and allows a smaller extrinsic base regions to be formed. The base contact is formed of titanium and titanium silicide where the titanium/silicide boundary is self aligned with the edge of the device isolation island. The silicide is formed by reacting the titanium which completely covers the exposed epitaxial silicon inside the isolation island. An anisotropically etched oxide sidewall spacer insulates the silicide from the sidewall of the silicide-covered, polysilicon emitter contact.
REFERENCES:
patent: 4080719 (1978-03-01), Wilting
patent: 4121240 (1978-10-01), Katto
patent: 4124934 (1978-11-01), DeBrebisson
patent: 4249968 (1981-02-01), Gardiner et al.
patent: 4295264 (1981-10-01), Rogers
patent: 4484211 (1984-11-01), Takemoto
patent: 4521952 (1985-06-01), Riseman
patent: 4581623 (1986-04-01), Wang
patent: 4593454 (1986-06-01), Baudrant
patent: 4609568 (1986-09-01), Koh et al.
patent: 4612565 (1986-09-01), Shimizu
patent: 4621276 (1986-11-01), Malhi
patent: 4657628 (1987-04-01), Holloway et al.
patent: 4676866 (1987-06-01), Tang et al.
patent: 4679300 (1987-07-01), Chan
patent: 4690730 (1987-09-01), Tang et al.
patent: 4746219 (1988-05-01), Holloway et al.
patent: 4764480 (1988-08-01), Vora
IEEE IEDM Technical Digest, Dec. 1984 pp. 118-120 by Chen.
IBM Technical Disclosure Bulletin (Mar. 1985) 27(10A):5870-5875.
Electronics International, vol. 55, No. 25, Dec. 15, 1982, pp. 138-145, New York, US; R. Beresford: "Special Report IEDM Devices Meeting Probes the Limits of Semiconductors and Circuitry".
IBM Technical Disclosure Bulletin, vol. 21, No. 3, Aug. 1978, pp. 1250-1251, New York, US; V. L. Rideout: "Fabricating Low Resistance Interconnection Lines and FET Gates in a Single Step".
IBM Technical Disclosure Bulletin, vol. 26, No. 5, Oct. 1983, pp. 2597-2599, New York, US; H. Chao et al.,: "High Capacitance Dynamic Random-Access Memory Cell with Self-Aligned Storage Capacitor".
Siemens Forschungs-Und Entwicklungsbe-Richte, vol. 13, No. 5, 1984, pp. 202-207, Wurzburg; W. Muller et al.: "A 256 Kbit Dynamic RAM in Um Polycide Gate Technology with Laser Redundancy".
Tang et al., VLSI Local Interconnect Level Using Titanium Nitride, IEEE Int'l Electron Dev. Meeting, Nov. 30, 1985, pp. 590-593.
Burton Greg
Kapoor Ashok
Vora Madhukar
National Semiconductor Corporation
Prenty Mark
LandOfFree
Self-aligned extended base contact for a bipolar transistor havi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned extended base contact for a bipolar transistor havi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned extended base contact for a bipolar transistor havi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1403212