Semiconductor device manufacturing: process – Chemical etching
Reexamination Certificate
2000-05-31
2001-10-23
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Chemical etching
C438S253000, C438S239000, C438S678000, C438S700000
Reexamination Certificate
active
06306767
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to methods for fabricating microelectronic fabrications. More particularly, the present invention relates to methods for fabricating high areal density patterned microelectronic structures within microelectronic fabrications.
2. Description of the Related Art
Microelectronic fabrications are formed in part from microelectronic substrates over which are formed patterned microelectronic conductor layers which are separated by microelectronic dielectric layers.
As microelectronic fabrication integration levels have increased and microelectronic device and patterned microelectronic conductor layer dimensions have decreased, it has become increasingly more difficult within the art of microelectronic fabrication to fabricate within microelectronic fabrications patterned microelectronic structures with enhanced areal density. Particularly difficult within the art of microelectronic fabrication to fabricate with enhanced areal density, in particular while maintaining comparatively high levels of areal capacitance, are microelectronic structures employed within microelectronic capacitors employed within dynamic random access memory (DRAM) cells employed within semiconductor integrated circuit microelectronic fabrications.
It is thus towards the goal of forming within the art of microelectronic fabrication patterned microelectronic structures, such as but not limited to patterned microelectronic structures which are employed within microelectronic capacitors employed within dynamic random access memory (DRAM) cells within semiconductor integrated circuit microelectronic fabrications, with enhanced areal density, that the present invention is directed.
Various methods have been disclosed within the art of microelectronic fabrication for forming patterned microelectronic structures with desirable properties within the art of microelectronic fabrication.
For example, Koh, in U.S. Pat. No. 5,364,813, discloses a method for forming from a blanket polysilicon capacitor plate layer for use within a semiconductor integrated circuit microelectronic fabrication a patterned polysilicon capacitor plate layer for use within a polysilicon capacitor for use within the semiconductor integrated circuit microelectronic fabrication, while avoiding the formation of polysilicon etch residues when forming from the blanket polysilicon capacitor plate layer the patterned polysilicon capacitor plate layer. To realize the foregoing object, the method employs an in-situ oxidation of an unneeded portion of the blanket polysilicon capacitor plate layer from which is formed the patterned polysilicon capacitor plate layer, to form therefrom a silicon oxide dielectric layer, rather than an etch patterning of the blanket polysilicon capacitor plate layer when forming the patterned polysilicon capacitor plate layer.
In addition, Wu, in U.S. Pat. No. 5,650,351, discloses a method for forming, for use within a microelectronic fabrication, a microelectronic capacitor, such as a microelectronic capacitor employed within a dynamic random access memory (DRAM) cell, wherein a patterned capacitor plate layer within the microelectronic capacitor has multiple pillars which provide for an enhanced areal capacitance of the microelectronic capacitor. To realize the foregoing object, the method employs an oxidized hemispherical grain silicon (HSG) layer as a masking layer when forming the patterned capacitor plate layer within the microelectronic capacitor.
Further, Lien et al., in U.S. Pat. No. 6,022,776, discloses a method for forming within a semiconductor integrated circuit microelectronic fabrication a plurality of contact vias of varying depths through a series of dielectric layers of varying thicknesses, while avoiding when forming the plurality of contact vias overetching into a semiconductor substrate which is employed for forming the semiconductor integrated circuit microelectronic fabrication. To realize the foregoing object, the method employs a silicon oxynitride etch stop layer formed upon the semiconductor
5
substrate at the location of a series of deeper contact vias, such that there is avoided at the location of the series of deeper contact vias overetching into the semiconductor substrate when forming the plurality of contact vias through the series of dielectric layers.
Still further, Chien et al., in U.S. Pat. No. 6,030,867, discloses a method for forming, with enhanced areal capacitance, a microelectronic capacitor for use within a dynamic random access memory (DRAM) cell within a semiconductor integrated circuit microelectronic fabrication. To realize the foregoing object, the method employs, in conjunction with other features, a hemispherical grain silicon (HSG) layer as an etch mask layer when forming a patterned capacitor plate layer within the microelectronic capacitor.
Finally, Jeng et al., in U.S. Pat. No. 6,037,211, discloses a method for forming through a dielectric layer within a semiconductor integrated circuit microelectronic fabrication a contact via having a high aspect ratio, where the contact via having the high aspect ratio is formed with an enhanced process margin. In order to realize the foregoing object, the method employs a multiple etch method which in part is a self-aligned etch method, when forming the contact via having the high aspect ratio.
Desirable in the art of microelectronic fabrication are additional methods and materials which may be employed for forming within microelectronic fabrications patterned microelectronic structures, such as but not limited to patterned microelectronic structures which are employed within microelectronic capacitors employed within dynamic random access memory (DRAM) cells, with enhanced areal density.
It is towards the foregoing object that the present invention is directed.
SUMMARY OF THE INVENTION
A first object of the present invention is to provide a method for forming a microelectronic structure within a microelectronic fabrication.
A second object of the present invention is to provide a method in accord with the first object of the present invention, wherein the microelectronic structure is formed with enhanced areal density.
A third object of the present invention is to provide a method in accord with the first object of the present invention or the second object of the present invention, which method is readily commercially implemented.
In accord with the objects of the present invention, there is provided by the present invention a method for forming a patterned layer within a microelectronic fabrication. To practice the method of the present invention, there is first provided a topographic substrate. There is then formed conformally over the topographic substrate a blanket target layer formed of a target material, where the blanket target layer has a lower substantially horizontal portion, an upper substantially horizontal portion and an intermediate portion therebetween. There is then formed upon the lower substantially horizontal portion of the blanket target layer a first masking layer formed of a first masking material and formed upon the upper substantially horizontal portion of the blanket target layer a second masking layer formed of a second masking material. There is then etched, while employing an etch method having an enhanced sequential selectivity for the first masking material and the target material with respect to the second masking material the first masking layer and the lower substantially horizontal portion of the blanket target layer to form a patterned target layer which leaves exposed a portion of the substrate beneath the lower horizontal portion of the blanket target layer while leaving unetched the upper substantially horizontal portion of the blanket target layer.
Within the method of the present invention, at least one of the first masking layer and the second masking layer is preferably formed in a self-aligned fashion absent a direct photolithographic definition of the first masking layer or the second masking layer.
Chiang Ming-Hsiang
Chiang Wen-Chuan
Tzeng Kuo-Chyuan
Ying Tse-Liang
Anya Igase W.
Smith Matthew
Taiwan Semiconductor Manufacturing Company Ltd
Tung & Associates
LandOfFree
Self-aligned etching method for forming high areal density... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned etching method for forming high areal density..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned etching method for forming high areal density... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2575271