Self-aligned double density polysilicon lines for ROM and EPROM

Details Self-aligned double density polysilicon lines for ROM and EPROM Self-aligned double density polysilicon lines for ROM and EPROM

1992-02-21

1993-08-17

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 48, 437 50, 437 69, H01L 2170, H01L 21265

Patent

active

052368530

ABSTRACT:
A method of forming a closely spaced self-aligned polysilicon pattern of conductive lines is achieved. The method involves forming semiconductor device structures in and on a semiconductor substrate. An insulating layer is formed over the device structures. An insulating layer structure is formed over the semiconductor device structures. A conductive polysilicon layer is formed over the insulating layer. A silicon oxide layer is formed over the polysilicon layer. The oxide layer is now patterned by lithography and etching. The patterning of the oxide layer leaves a first pattern of the oxide over a first designated plurality of polysilicon conductor lines and a second pattern between the oxide which exposes the polysilicon layer over a second designated plurality of polysilicon conductor lines plus the planned spacing between the first and second plurality of polysilicon conductor lines. A uniform thickness silicon nitride layer is deposited over the oxide layer and the exposed polysilicon layer wherein the thickness is the width of the planned spacing. The nitride layer is anisotropically etched to produce sidewall structures having the width of the planned spacing. The exposed polysilicon layer is oxidized to form a silicon oxide layer thereon. The sidewall structures are removed by etching. The exposed polysilicon layer is anisotropically etched to form the closely spaced polysilicon conductor lines. The oxide layers over the polysilicon conductor lines are removed as by etching.

REFERENCES:
patent: 4502914 (1985-03-01), Trumpp et al.
patent: 4619039 (1986-10-01), Maas et al.
patent: 4648937 (1987-03-01), Ogura et al.
patent: 4839305 (1989-06-01), Brighton
patent: 4868136 (1989-09-01), Bavaglia
patent: 5002896 (1991-03-01), Naruke
patent: 5026665 (1991-06-01), Zdebel
patent: 5063170 (1991-11-01), Okuyama
patent: 5114872 (1992-05-01), Roselle et al.

Affiliated with

Also associated with

Rating

Self-aligned double density polysilicon lines for ROM and EPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned double density polysilicon lines for ROM and EPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned double density polysilicon lines for ROM and EPROM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2243412