Self adjusting sense amplifier clock delay circuit

Details Self adjusting sense amplifier clock delay circuit Self adjusting sense amplifier clock delay circuit

1996-06-13

1997-10-28

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36518521, 365194, 3652335, G11C 800

Patent

active

056823533

ABSTRACT:
A clock delay circuit for generating a delay for a sense amplifier release signal in an integrated circuit semiconductor memory device is disclosed. Rather than utilize traditional programmable capacitors that must be trimmed on a die by die basis, the novel clock delay circuit disclosed utilizes a small ROM, EPROM, EEPROM or FLASH array coupled to a bit line emulator to provide a clock delay matched to the larger main array. The size of the small memory array is on the order of 5 to 10 bit lines by 5 to 10 word lines. One cell within the small array is fixed to be continuously selected. The selected cell is coupled to the clock delay node along with the bit line emulator. The bit line emulator models the capacitance of the actual bit line used in the main array. However, the circuit is constructed so that a much larger signal is generated by the delay circuit such that sense amplifiers detect the correct signal. The CMOS based clock delay circuit uses the emulated array to generate a delta or margin that accurately tracks the delays within the main array with variations in temperature, supply voltage and process.

REFERENCES:
patent: 4761765 (1988-08-01), Hashimoto
patent: 5245584 (1993-09-01), Zampaglione et al.
patent: 5424985 (1995-06-01), McClure et al.

Affiliated with

Also associated with

Rating

Self adjusting sense amplifier clock delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self adjusting sense amplifier clock delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self adjusting sense amplifier clock delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1030291