Television – Synchronization – Automatic phase or frequency control
Reexamination Certificate
2006-11-14
2006-11-14
Miller, John (Department: 2614)
Television
Synchronization
Automatic phase or frequency control
C348S536000, C348S512000, C327S156000
Reexamination Certificate
active
07136109
ABSTRACT:
A pixel clock generating circuit is provided in which a digital circuit generates a first signal corresponding to the relative frequency of the pixel clock as compared with a predetermined desired pixel clock frequency. An analog circuit is electrically coupled to the digital circuit in which the analog circuit has a reverse biased variable capacitance device, an integrator and a comparator circuit. The reverse biased variable capacitance device has an anode and a cathode. The integrator has an input coupled to the digital circuit and an output coupled to the cathode of the reverse biased variable capacitor. The integrator is arranged to integrate the first signal received from the digital circuit and produce an output voltage across the reverse biased variable capacitance device such that the output voltage causes the capacitance of the reverse biased capacitor to change if the pixel clock is not operating at the predetermined desired pixel clock frequency. The comparator circuit is electrically coupled to the anode of the reverse biased variable capacitor and produces the pixel clock having a frequency based on the capacitance of the reverse biased capacitor.
REFERENCES:
patent: 4623925 (1986-11-01), Tults
patent: 4635000 (1987-01-01), Swanberg
patent: 4663523 (1987-05-01), Swanberg
patent: 4694156 (1987-09-01), Swanberg
patent: 5036216 (1991-07-01), Hohmann et al.
patent: 5136260 (1992-08-01), Yousefi-Elezei
patent: 5523792 (1996-06-01), Ciardi et al.
patent: 5731843 (1998-03-01), Cappels, Sr.
patent: 5767916 (1998-06-01), West
patent: 5805233 (1998-09-01), West
patent: 5825431 (1998-10-01), Walker
patent: 6226045 (2001-05-01), Vidovich
patent: 6420918 (2002-07-01), Altmanshofer et al.
patent: 6573944 (2003-06-01), Altmanshofer et al.
patent: 6731343 (2004-05-01), Yoneno
patent: 6943844 (2005-09-01), Cahill, III
patent: 2003/0118141 (2003-06-01), Neary
Alkhalili Mohammad
Rowe David
Desir Jean W.
Gunster, Yoakley & Stewart, P.A.
Miller John
Pelco
LandOfFree
Self-adjusting pixel clock and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-adjusting pixel clock and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-adjusting pixel clock and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3690066