Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
1999-01-14
2002-06-11
Malzahn, David H. (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
06405228
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to filter circuits generally and, more particularly, to a circuit that filters noise from a signal on a dynamic time-domain basis.
BACKGROUND OF THE INVENTION
A Phase Lock Loop (PLL) circuit can be used to provide frequency domain filtering. However, PLLs generally consume a large amount of chip real estate, are difficult to design, and are process dependent. Additionally, frequency domain filtering is of limited use against high amplitude injected noise such as occurs in standard electrical fast transient burst (EFTB) tests.
SUMMARY OF THE INVENTION
The present invention concerns a circuit comprising a filter circuit and a delay circuit. The filter circuit may be configured to present an output signal in response to (i) an input signal having one or more glitches and (ii) a control signal having a plurality of transitions between a first and a second state. The delay circuit may be configured to generate the control signal such that the output signal is generated without glitches. In one example the delay circuit may dynamically adjust the control signal in response to a period of the input signal.
The objects, features and advantages of the present invention include providing a filtering circuit that may (i) operate independently of process variations, (ii) be ported to various technologies without significant redesign, (iii) use a minimum of chip real estate, (iv) provide a high degree of noise filtering, (v) provide filtering in the time domain, (vi) provide a minimum pulse width output despite a noisy input, and (vii) implement a delay that may be optimized to maximize the effectiveness of the filtering.
REFERENCES:
patent: 5043653 (1991-08-01), Foster et al.
patent: 5315539 (1994-05-01), Hawes
patent: 5736893 (1998-04-01), Puckette
9601/DM9601 Retriggerable One Shot, National Semiconductor Corporation, Jun. 1989, pp. 1-6.
Obsolete Product Possible Substitute Product ICM7555, (CA555, CA555C, LM555C), Harris Semiconductor, Dec. 1999, File No. 834.6, pp. 1-6.
Williams Timothy
Yu Tsunglun Steve
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Malzahn David H.
LandOfFree
Self-adjusting optimal delay time filter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-adjusting optimal delay time filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-adjusting optimal delay time filter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2903840