Self-addressed subarray precharge

Details Self-addressed subarray precharge Self-addressed subarray precharge

2006-12-19

2006-12-19

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S203000

Reexamination Certificate

active

07151711

ABSTRACT:
Power consumption in an integrated circuit memory is reduced by lowering the power supply demand from an on-chip pumped VCCP power source. Only the row decoders for subarrays in a memory bank that were previously activated are precharged in response to a bank precharge command. Additional circuitry is provided to the precharge clock generator circuit. The additional circuitry includes a latch that is set when an array select signal is asserted, and reset when a precharge operation for that bank occurs.

REFERENCES:
patent: 5282167 (1994-01-01), Tanaka et al.
patent: 5856952 (1999-01-01), Yoo et al.
patent: 6160752 (2000-12-01), Kohno

Affiliated with

Also associated with

Rating

Self-addressed subarray precharge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-addressed subarray precharge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-addressed subarray precharge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3691911