Etching a substrate: processes – Forming or treating electrical conductor article
Reexamination Certificate
1999-11-10
2002-07-02
Gulakowski, Randy (Department: 1746)
Etching a substrate: processes
Forming or treating electrical conductor article
C216S092000, C216S095000, C216S105000, C134S033000, C134S036000, C438S748000, C438S754000, C438S928000, C438S963000
Reexamination Certificate
active
06413436
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention pertains to treating a silicon wafer to remove a thin film, such as a copper film, from regions on the silicon wafer.
The fabrication of a microelectronic circuit and/or component from a substrate typically involves a substantial number of processes. Many of these processes involve the deposition of a thin film on the surface of the workpiece followed by contact with a processing liquid, vapor, or gas. In a known process for treating a microelectronic workpiece, such as a silicon wafer, on which microelectronic devices have been fabricated and which has a front, device side, a back, non-device side, and an outer perimeter, thin-film layers are successively applied and etched to form, for example, a metallized interconnect structure. In a typical metallization process, a barrier layer is applied over a dielectric layer to the front side of the workpiece. Depending upon the particular process used to form the interconnect structures, the dielectric layer may include a pattern of recessed micro-structures that define the various interconnect paths. A thin metal film, such as a copper film, is applied exterior to the barrier layer. In most instances, the thin film serves as an initial seed layer for subsequent electroplating of a further metal layer, such as a further copper layer. Due to manufacturing constraints, the thin film is not applied over an outer, peripheral margin of the front side.
Known techniques, such as physical vapor deposition (sputtering) or chemical vapor deposition, are typically used to apply the barrier layer and the thin film. In instances in which a further metal layer is to be electroplated exterior to the thin film, one or more electrical contacts are connected to an outer margin of the thin film to provide plating power.
The surface area of the front side beyond the inner boundary of the outer margin of the thin film is not available for fabricating the microelectronic devices since the present manufacturing processes limit the extent to which device structures can be formed at the outer margin. It would be highly desirable and would result in increased yield if more of the surface area beyond the present limits of the outer margin of the thin film were available for fabricating interconnect structures.
In the known process discussed above, and in other processes, contamination by copper, other metals, or other contaminants can occur on the back side of the workpiece. Although copper and other metals tend to diffuse rapidly through silicon or silicon dioxide, the back side is generally not provided with barrier layers that are capable of preventing copper, other metals, or other contaminants from diffusing through the silicon wafer to the front side, at which such contamination can be very detrimental to device performance.
Such contamination can result from overspraying or other processing artifacts or from cross-contamination via fabrication tools. Such contamination can occur on the outer perimeter of a silicon wafer as well as on its back side. If not removed, such contamination can lead to cross-contamination of other wafers, via fabrication tools. Such contamination can be very difficult to remove, particularly if the contaminant has formed a stable silicide. It would be highly desirable if such contamination could be easily removed in a controlled manner without detrimentally affecting the front side of the workpiece.
SUMMARY OF THE INVENTION
In a first aspect of the invention, a processing fluid is selectively applied or excluded from an outer peripheral margin of at least one of the front or back sides of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece, and a reactor holding the workpiece, are spinning. The flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied or excluded from the outer peripheral margin.
In a second aspect of the invention, a thin film is applied over the front side and over at least a portion of the outer perimeter. A barrier layer may be applied over the front side and over at least a portion of the outer perimeter, whereupon a further thin film, such as a conductive seed layer, is applied over the barrier layer.
After one or more further intervening steps, such as electroplating of a metal layer onto the conductive seed layer, an etchant capable of removing one or more of the thin film layers is caused to flow over an outer margin of the front side while the etchant is prevented from flowing over the front side except for the outer margin. Thus, the etchant only contacts the outer margin of the front side thereby selectively removing only the one or more thin film layers from the outer margin of the front side. If the etchant is also caused to flow over the back side and over the outer perimeter, as well as over the outer margin of the front side, the one or more thin film layers are removed from the outer perimeter and any contaminant that the etchant is capable of removing is stripped from the back side as well. A cleaning chemical can be used instead of an etchant in some applications to remove or dissolve the one or more thin film layers as described above.
These and other objects, features, and advantages of this invention are evident from the following description of a preferred mode for carrying out this invention, with reference to the accompanying drawings.
REFERENCES:
patent: 3727620 (1973-04-01), Orr
patent: 3953265 (1976-04-01), Hood
patent: 4132567 (1979-01-01), Blackwood
patent: 4439243 (1984-03-01), Titus
patent: 4439244 (1984-03-01), Allevato
patent: 4544446 (1985-10-01), Cady
patent: 4664133 (1987-05-01), Silvernail et al.
patent: 4750505 (1988-06-01), Inuta et al.
patent: 4790262 (1988-12-01), Nakayama et al.
patent: 4838289 (1989-06-01), Kottman et al.
patent: 4903717 (1990-02-01), Sumnitsch
patent: 4982215 (1991-01-01), Matsuoka
patent: 4982753 (1991-01-01), Grebinski, Jr. et al.
patent: 5020200 (1991-06-01), Mimasaka
patent: 5032217 (1991-07-01), Tanaka
patent: 5117769 (1992-06-01), DeBoer
patent: 5168886 (1992-12-01), Thompson et al.
patent: 5209180 (1993-05-01), Shoda et al.
patent: 5222310 (1993-06-01), Thompson et al.
patent: 5224503 (1993-07-01), Thompson et al.
patent: 5224504 (1993-07-01), Thompson et al.
patent: 5349978 (1994-09-01), Sago et al.
patent: 5361449 (1994-11-01), Akimoto
patent: 5421893 (1995-06-01), Perlov
patent: 5431421 (1995-07-01), Thompson et al.
patent: 5445172 (1995-08-01), Thompson et al.
patent: 5513594 (1996-05-01), McClanahan et al.
patent: 5551986 (1996-09-01), Jain
patent: 5591262 (1997-01-01), Sago et al.
patent: 5616069 (1997-04-01), Walker et al.
patent: 5666985 (1997-09-01), Smith, Jr. et al.
patent: 5677824 (1997-10-01), Harashima et al.
patent: 5678116 (1997-10-01), Sugimoto et al.
patent: 5718763 (1998-02-01), Tateyama et al.
patent: 5762708 (1998-06-01), Motoda et al.
patent: 5762751 (1998-06-01), Bleck et al.
patent: 5779796 (1998-07-01), Tomoeda et al.
patent: 5815762 (1998-09-01), Sakai et al.
patent: 5845662 (1998-12-01), Sumnitsch
patent: 5860640 (1999-01-01), Marohl et al.
patent: 5868866 (1999-02-01), Maekawa et al.
patent: 5882433 (1999-03-01), Ueno
patent: 5885755 (1999-03-01), Nakagawa et al.
patent: 5916366 (1999-06-01), Ueyama et al.
patent: 5942035 (1999-08-01), Hasebe et al.
patent: 5997653 (1999-12-01), Yamasaka
patent: 6268289 (2001-07-01), Chowdhury et al.
patent: 6309981 (2001-10-01), Mayer et al.
patent: 2001/0041447 (2001-11-01), Nogami
patent: 59-208831 (1984-11-01), None
patent: 60-137016 (1985-07-01), None
patent: 61-196534 (1986-01-01), None
patent: 62-166515 (1987-07-01), None
patent: 63-185029 (1988-07-01), None
patent: 1-120023 (1989-05-01), None
patent: 4-94537 (1992-03-01), None
patent: 5-13322 (1993-01-01), None
patent: 5-21332 (1993-01-01), None
patent: 5-326483 (1993-12-01), None
patent: 6-45302 (1994-02-01), None
patent: 52-12576 (1997-01-01), None
Aegerter Brian
Curtis Gary L.
Dundas Curt T.
Jolley Michael
Peace Steven L.
Lyon & Lyon LLP
Olsen Allan
Semitool Inc.
LandOfFree
Selective treatment of the surface of a microelectronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective treatment of the surface of a microelectronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective treatment of the surface of a microelectronic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2869520