Patent
1994-12-29
1997-10-28
Kim, Kenneth S.
39520003, 39520015, 39520016, 395567, 395851, 395376, G06F 1516
Patent
active
056824912
ABSTRACT:
An array processor topology reconfiguration system and method enables processor elements in an array to dynamically reconfigure their mutual interconnection for the exchange of arithmetic results between the processors. Each processor element includes an interconnection switch which is controlled by an instruction decoder in the processor. Instructions are broadcast to all of the processors in the array. The instructions are uniquely interpreted at each respective processor in the array, depending upon the processor identity. The interpretation of the commonly broadcast instruction is uniquely performed at each processor by combining the processor identity for the executing processor, with a value in the instruction. The resulting control signals from the instruction decoder to the interconnection switch, provides for a customized linkage between the executing processor and other processors in the array.
REFERENCES:
patent: 4783738 (1988-11-01), Li et al.
patent: 4855903 (1989-08-01), Carleton et al.
patent: 4891787 (1990-01-01), Gifford
patent: 4994961 (1991-02-01), MacGregor et al.
patent: 5020059 (1991-05-01), Gorin et al.
patent: 5163133 (1992-11-01), Morgan et al.
patent: 5226170 (1993-07-01), Rubinfield
patent: 5535413 (1996-07-01), Ishikawa et al.
Proceedings of the Supercomputing Conference, Orlando, Nov. 14-Nov. 18, 1988, Conf. 1, Nov. 1988, Institute of Electrical and Electronics Engineers, pp. 88-95, XP000119386.
Lingtao Wang et al: "I-Net Mechanism for Issuing Multiple Instructions".
Proceedings of the Midwest Symposium on Circuits and Systems, Monterey, May 14-17, 1991, vol. 2, 14 May 1991, pp. 839-842.
Si Mahmoud Karabernou: "VLSI Design of a Massively Parallel Processor".
Glossner Clair John
Larsen Larry D.
McCabe Daniel H.
Pechanek Gerald G.
Vassiliaadis Stamatis
Hoel John E.
International Business Machines - Corporation
Kim Kenneth S.
Phillips Steven B.
LandOfFree
Selective processing and routing of results among processors con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective processing and routing of results among processors con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective processing and routing of results among processors con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1031925