Selective operation of a multi-state non-volatile memory...

Details Selective operation of a multi-state non-volatile memory... Selective operation of a multi-state non-volatile memory...

2007-02-13

2007-02-13

Le, Thong Q. (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185110, C365S185240

Reexamination Certificate

active

10818926

ABSTRACT:
A flash non-volatile memory system that normally operates its memory cells in multiple storage states is provided with the ability to operate some selected or all of its memory cell blocks in two states instead. The two states are selected to be the furthest separated of the multiple states, thereby providing an increased margin during two state operation. This allows faster programming and a longer operational life of the memory cells being operated in two states when it is more desirable to have these advantages than the increased density of data storage that multi-state operation provides.

REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5187338 (1993-02-01), Kaigler
patent: 5287478 (1994-02-01), Johnston et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5313585 (1994-05-01), Jeffries et al.
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5369757 (1994-11-01), Spiro et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5450341 (1995-09-01), Sawada et al.
patent: 5475693 (1995-12-01), Christopherson et al.
patent: 5479633 (1995-12-01), Wells et al.
patent: 5485422 (1996-01-01), Bauer et al.
patent: 5488711 (1996-01-01), Hewitt et al.
patent: 5515317 (1996-05-01), Wells et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5546351 (1996-08-01), Tanaka et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5574879 (1996-11-01), Wells et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5606532 (1997-02-01), Lambrache et al.
patent: 5640032 (1997-06-01), Tomioka
patent: 5644539 (1997-07-01), Yamagami et al.
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5663901 (1997-09-01), Wallace et al.
patent: 5671388 (1997-09-01), Hasbun
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5717886 (1998-02-01), Miyauchi
patent: 5732408 (1998-03-01), Takahashi
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5851881 (1998-12-01), Lin et al.
patent: 5859795 (1999-01-01), Rolandi
patent: 5862074 (1999-01-01), Park
patent: 5867429 (1999-02-01), Chen et al.
patent: 5890192 (1999-03-01), Lee et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5930167 (1999-07-01), Lee et al.
patent: 5946231 (1999-08-01), Endoh et al.
patent: 5982663 (1999-11-01), Park
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6067248 (2000-05-01), Yoo
patent: 6069821 (2000-05-01), Jun et al.
patent: 6097639 (2000-08-01), Choi et al.
patent: 6101125 (2000-08-01), Gorman
patent: 6212100 (2001-04-01), Choi
patent: 6297988 (2001-10-01), Parker et al.
patent: 6345001 (2002-02-01), Mokhlesi
patent: 6411547 (2002-06-01), Choi
patent: 6426893 (2002-07-01), Conley et al.
patent: 6456528 (2002-09-01), Chen
patent: 6512263 (2003-01-01), Yuan et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6717847 (2004-04-01), Chen
patent: 8171515 (1996-07-01), None
patent: WO09518407 (1995-07-01), None
patent: WO 01/63614 (2001-08-01), None
Nozaki et al., “A 1-Mb-EEPROM with MONOS Memory Cell for Semiconductor Disk Application,”IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cells,”IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
DiMaria et al., “Electrically-alterable read-only-memory using Si-rich SIO2injectors and a floating poly-crystalline silicon layer,”J. Appl. Phys.52(7), Jul. 1981, pp. 4825-4942.
Hori et al., “A MOSFET with Si-implanted Gate-SiO2Insulator for Nonvolatile Memory Applications,”IEDM92, Apr. 1992, pp. 469-472.
Lee, Jae-Duk et al., “Effects of Parasitic Capacitance on NAND Flash Memory Cell Operation,”IEEE—Non-Volatile Semiconductor Memory Workshop, Hyatt Regency Monterey One Golf Course Road—Monterey, CA 93940, Aug. 12-16, 2001, pp. 90-92.
Aritone, S., et al., “A 0.67um2Self-Aligned Shallow Trench Isolation Cell (SA-STI CELL) for 3V-only 256Mbit NAND EEPROMs,”IEDM Technical Digest, pp. 61-64 (1994).
Hemink, G.J., et al., “Fast and Accurate Programming Method for Multi-level NAND EEPROMs,”Digest of 1995 Symposium on VLSI Technology, pp. 129-130.
Chan et al., “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device,”IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95.
International Search Report from corresponding PCT case PCT/US02/29177, PCT Searching Authority, Feb. 4, 2003, 4 pages.
Anand, M.B., et al., “NURA: A Feasible Gas-Dielectric Interconnect Process,”1996 Symposium on VLSI Technology Digest of Technical Papers,pp. 82-83.
Zhao, B., et al., “Reliability and Electrical Properties of New Low Dielectric Constant Interlevel Dielectrics for Hiigh Performance ULSI Interconnect,”IEEE, pp. 156-163 (1996).
Choi, J.D., et al., “A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling-Down and Zero Program Disturbance,”1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 238-239.
List, R.S., et al., “Integration of Ultra-Low-k Xerogel Gapfill Dielectric for High Performance Sub-0.18 μm Interconnects,”1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 77-78.
Takeuchi, Ken et al., “A Multipage Cell Architecture for High-Speeed Programming Multilevel NAND Flash Memories”, IEEE Journal of Solid-State Circuits, vol. 33, No. 8, Aug. 1988, pp. 1228-1238.
EPO, “Supplementary European Search Report”, mailed in related European application No. EP02798963 on Nov. 5, 2004, 1 page.
EPO, “Examiner's Report”, mailed in related European application No. EP02798963.1 on Feb. 15, 2005, 3 pages.

Affiliated with

Also associated with

Rating

Selective operation of a multi-state non-volatile memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selective operation of a multi-state non-volatile memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective operation of a multi-state non-volatile memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3867095