Static information storage and retrieval – Associative memories – Ferroelectric cell
Reexamination Certificate
2002-08-30
2004-10-12
Hoang, Huan (Department: 2818)
Static information storage and retrieval
Associative memories
Ferroelectric cell
C365S189070
Reexamination Certificate
active
06804133
ABSTRACT:
FIELD OF INVENTION
This invention relates generally to content addressable memories and specifically to improving performance of content addressable memories.
BACKGROUND
A content addressable memory (CAM) device is a storage device having an array of memory cells that can be instructed to compare the specific pattern of a comparand word with data words stored in corresponding rows of the array. During a compare operation, the comparand word is provided to the CAM array and compared with all the CAM words. For each CAM word that matches the comparand word, a corresponding match line is asserted to indicate the match result. If any of the match lines are asserted, a match flag is asserted to indicate the match condition, and a priority encoder determines the match address or index of the highest priority matching entry in the CAM array.
Typically, the match lines of the CAM array are pre-charged (e.g., to logic high) prior to the compare operation. During the compare operation, if all CAM cells in a row match the comparand data, the CAM cells do not discharge the row's match line, which remains in its charged state to indicate a match condition for the row. Conversely, if any CAM cell in the row does not match the comparand data, the CAM cell discharges the match line (e.g., to logic low) to indicate a mismatch condition for the row. The discharged match lines are pre-charged to the supply voltage for the next compare operation.
Alternately charging and discharging the match lines in a CAM array for compare operations may result in significant power consumption. This power consumption increases as the size and/or density of the CAM array increases and, therefore, undesirably limits the memory size and the scalability of the CAM array. Thus, it would be desirable to reduce the power consumption associated with charging the match lines of a CAM array for compare operations.
REFERENCES:
patent: 4523301 (1985-06-01), Kadota et al.
patent: 5359564 (1994-10-01), Liu et al.
patent: 5396449 (1995-03-01), Atallah
patent: 5483480 (1996-01-01), Yoneda
patent: 5517441 (1996-05-01), Dietz et al.
patent: 5564052 (1996-10-01), Nguyen et al.
patent: 5617348 (1997-04-01), Maguire
patent: 5706224 (1998-01-01), Srinivasan et al.
patent: 5740097 (1998-04-01), Satoh
patent: 5893931 (1999-04-01), Peng et al.
patent: 5978246 (1999-11-01), Shindo
patent: 6000008 (1999-12-01), Simcoe
patent: 6044005 (2000-03-01), Gibson et al.
patent: 6125049 (2000-09-01), Nataraj
patent: 6147891 (2000-11-01), Nataraj
patent: 6166939 (2000-12-01), Nataraj et al.
patent: 6191969 (2001-02-01), Pereira
patent: 6191970 (2001-02-01), Pereira
patent: 6243280 (2001-06-01), Wong et al.
patent: 6262929 (2001-07-01), Miyatake et al.
patent: 6430074 (2002-08-01), Srinivasan
patent: 6608771 (2003-08-01), Jacobson et al.
Hoang Huan
NetLogic Microsystems, Inc.
Paradice III William L
LandOfFree
Selective match line control circuit for content addressable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective match line control circuit for content addressable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective match line control circuit for content addressable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3283472