Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2006-05-02
2006-05-02
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S745000
Reexamination Certificate
active
07037845
ABSTRACT:
A method for making a semiconductor device is described. That method comprises forming a high-k gate dielectric layer on a substrate, and modifying a first portion of the high-k gate dielectric layer to ensure that it may be removed selectively to a second portion of the high-k gate dielectric layer.
REFERENCES:
patent: 4460413 (1984-07-01), Hirata et al.
patent: 5516399 (1996-05-01), Balconi-Lamica et al.
patent: 5625217 (1997-04-01), Chau et al.
patent: 5753560 (1998-05-01), Hong et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 5891798 (1999-04-01), Doyle et al.
patent: 6063698 (2000-05-01), Tseng et al.
patent: 6087261 (2000-07-01), Nishikawa et al.
patent: 6121094 (2000-09-01), Gardner et al.
patent: 6184072 (2001-02-01), Kaushik et al.
patent: 6306742 (2001-10-01), Doyle et al.
patent: 6391802 (2002-05-01), Delpech et al.
patent: 6420279 (2002-07-01), Ono et al.
patent: 6436777 (2002-08-01), Ota
patent: 6455330 (2002-09-01), Yao et al.
patent: 6475874 (2002-11-01), Xiang et al.
patent: 6475974 (2002-11-01), Leboucher et al.
patent: 6514828 (2003-02-01), Ahn et al.
patent: 6544906 (2003-04-01), Rotondaro et al.
patent: 6617209 (2003-09-01), Chau et al.
patent: 6617210 (2003-09-01), Chau et al.
patent: 6660660 (2003-12-01), Haukka et al.
patent: 6677254 (2004-01-01), Narwankar et al.
patent: 6696327 (2004-02-01), Brask et al.
patent: 6764898 (2004-07-01), En et al.
patent: 6855639 (2005-02-01), Brask et al.
patent: 2002/0197790 (2002-12-01), Kizilyalli et al.
patent: 2003/0032303 (2003-02-01), Yu et al.
patent: 2003/0045080 (2003-03-01), Visokay et al.
patent: 1 511 073 (2005-03-01), None
Doug Barlage et al., “High-Frequency Response of 100nm Integrated CMOS Transistors with High-K Gate Dielectrics”, 2001 IEEE, 4 pages.
Robert Chau et al., A 50nm Depleted-Substrate CMOS Transistor (DST), 2001 IEEE, 4 pages.
Lu et al., “Dual-Metal Gate Technology for Deep-Submicron CMOS Devices”, dated Apr. 29, 2003, 1 page.
Schwantes et al., “Performance Improvement of Metal Gate CMOS Technologies with Gigabit Feature Sizes”, Technical University of Hanburg-Harburg, 5 pages.
Chau et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/082,530, filed Feb. 22, 2002.
Parker et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/285,915, filed Oct. 31, 2002.
Chau et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/288,043, filed Nov. 5, 2002.
Parker et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/315,268, filed Dec. 10, 2002.
Doczy et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/338,174, filed Jan. 7, 2003.
Brask et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/387,303, filed Mar. 11, 2003.
Brask et al., “A Method of Making Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/391,816, filed Mar. 18, 2003.
Chau et al., “A Method for Making a Semiconductor Device Having a Metal Gate Electrode”, U.S. Appl. No. 10/431,166, filed May 6, 2003.
Brask, et al, “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, U.S. Appl. No. 10/441,616, filed May 20, 2003.
Polishchuk et al., “Dual Workfunction CMOS Gate Technology Based on Metal Interdiffusion,” www.eesc.berkeley.edu, 1 page.
Brask Justin K.
Chau Robert S.
Doczy Mark L.
Kavalieros Jack
Metz Matthew V.
Blakely , Sokoloff, Taylor & Zafman LLP
Chen Kin-Chan
Intel Corporation
LandOfFree
Selective etch process for making a semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective etch process for making a semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective etch process for making a semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3644763