Boots – shoes – and leggings
Patent
1978-08-31
1981-05-26
Shaw, Gareth D.
Boots, shoes, and leggings
371 9, 371 16, 371 68, G06F 1100, G06F 1108, G06F 1516
Patent
active
042701686
ABSTRACT:
For each of two computer systems, logic flowcharts describe background program in which highly detailed memory checksum tests of fixed memory and complementary tests of variable memory are performed, the background program being interrupted for utility programs which are for the most part responsive to transducer or other sensor and discrete inputs to calculate control values for operation of control actuators or other responsive devices. The utility programs include specific self test routines. A direct memory access unit is included in each computer for moving data between inputs of either computer and memories of both, and between the memories of both computers. Periodic testing of fault codes registering the health of each computer is done during utility program routines, any variation from normal causing further health-analysis routines to be performed until dispositive action-causing conditions are determined. Neither computer checks the internal health of other, but inputs, results and data link transmissions must compare equally between the two computers, or routines determine whether one computer will recognize itself (or a component thereof) as being faulty, and disable itself. If not, then each computer disables itself after disabling the other. A variety of self tests and other checks and routines are included. Disablement is accomplished in a complex fashion of each computer's output, by itself, and additional disablement if instituted by the other computer.
REFERENCES:
patent: 3348197 (1967-10-01), Akers, Jr. et al.
patent: 3444528 (1969-05-01), Lovell et al.
patent: 3517174 (1970-06-01), Ossfeldt
patent: 3602900 (1971-08-01), Delaigue et al.
patent: 3624372 (1971-11-01), Philip et al.
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 3681578 (1972-08-01), Stevens
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 4012717 (1977-03-01), Censier et al.
patent: 4030074 (1977-06-01), Giorcelli
patent: 4035777 (1977-07-01), Moreton
Clelford Douglas H.
Murphy Richard D.
Chan Eddie
Shaw Gareth D.
United Technologies Corporation
Williams M. P.
LandOfFree
Selective disablement in fail-operational, fail-safe multi-compu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective disablement in fail-operational, fail-safe multi-compu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective disablement in fail-operational, fail-safe multi-compu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-456147