Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays
Reexamination Certificate
2008-04-15
2008-04-15
Nguyen, Cuong (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
C257S368000, C257S506000
Reexamination Certificate
active
11152266
ABSTRACT:
Methods and associated apparatus of forming a microelectronic structure are described. Those methods comprise providing a substrate comprising a region of higher active area density comprising source and drain recesses and a region of lower active area density comprising source and drain recesses, wherein the region of lower active area density further comprises dummy recesses, and selectively depositing a silicon alloy layer in the source, drain and dummy recesses to enhance the selectivity and uniformity of the silicon alloy deposition.
REFERENCES:
patent: 5569624 (1996-10-01), Weiner
patent: 6020616 (2000-02-01), Bothra et al.
patent: 6235568 (2001-05-01), Murthy et al.
patent: 6403482 (2002-06-01), Rovedo et al.
patent: 6777759 (2004-08-01), Chau et al.
patent: 7109568 (2006-09-01), Kumagai et al.
patent: 2002/0190284 (2002-12-01), Murthy et al.
patent: 2003/0098479 (2003-05-01), Murthy et al.
patent: 2005/0093021 (2005-05-01), Ouyang et al.
Auth Chris
Glass Glenn A.
Gupta Nayanee
Murthy Anand
LandOfFree
Selective deposition to improve selectivity and structures... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective deposition to improve selectivity and structures..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective deposition to improve selectivity and structures... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3945719