Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Solder wettable contact – lead – or bond
Reexamination Certificate
2007-07-03
2007-07-03
Clark, S. V. (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Solder wettable contact, lead, or bond
C257S778000, C438S612000
Reexamination Certificate
active
10756901
ABSTRACT:
Methods of forming solder ball contacts having dimensions of approximately 2.5 microns in diameter for use in C4-type connections. The methods form solder ball contacts using selective deposition of solder on metal contact pads of a device. The metal contact pads have exposed portions at the bottom of through holes. The through holes define the dimensions of the exposed portions of the metal contact pads, and serve to limit the dimensions of the resulting solder contact by limiting the area upon which deposition preferentially occurs. Subsequent reflow of the deposited solder forms a solder ball contact. Various devices, modules, systems and other apparatus utilizing such methods of forming solder ball contacts.
REFERENCES:
patent: 3959047 (1976-05-01), Alberts et al.
patent: 4273859 (1981-06-01), Mones et al.
patent: 4650548 (1987-03-01), Strube et al.
patent: 4661375 (1987-04-01), Thomas
patent: 4789648 (1988-12-01), Chow et al.
patent: 4790912 (1988-12-01), Holtzman et al.
patent: 4927505 (1990-05-01), Sharma et al.
patent: 4982267 (1991-01-01), Mones et al.
patent: 5240878 (1993-08-01), Fitzsimmons et al.
patent: 5376584 (1994-12-01), Agarwala
patent: 5457345 (1995-10-01), Cook et al.
patent: 5461257 (1995-10-01), Hundt
patent: 5642261 (1997-06-01), Bond et al.
patent: 5693572 (1997-12-01), Bond et al.
patent: 5736789 (1998-04-01), Moscicki
patent: 5885891 (1999-03-01), Miyata et al.
patent: 5973340 (1999-10-01), Mohsen
patent: 6548392 (2003-04-01), Akram et al.
patent: 6844253 (2005-01-01), Farrar
patent: 2003/0008489 (2003-01-01), Koblis
patent: 2005/0116341 (2005-06-01), Farrar
Anonymous, “Combination Process for Final Metal Lines and Metal Terminals”, Kenneth Mason Publications Ltd, Research Disclosure No. 342, England,(Oct. 1992), 1 page.
Anonymous, “Process for High Density of Chip Terminals on Large Wafers”, Kenneth Mason Publications Ltd, Research Disclosure No. 02, England,(Feb. 1993), 1 page.
ASM International, “Packaging”, ASM International Electrotronic Materials Handbook vol. 1,301 and 440p, (1989).
Marcotte, V. C., “Review of Flip Chip Bonding”,Proceedings of the 2nd ASM International Electronic Materials and Processing Congress, Apr. 24-28, 1989, Philadelphia, PA, (1989), 73-81.
Pfeiffer, L. , et al., “Self-Aligned Controlled Collapse Chip Connect (SAC4)”, Journal of Electrochemical Society, vol. 134, No. 11,(Nov. 1987),2940-2941.
Ryan, J. G., “Technology Challenges for Advanced Interconnects”,Advances in Metallization and Interconnect Systems for ULSI Applications, Sep. 30-Oct. 2, 1997, San Diego CA, (1997), 1-5.
Bohr, M., “Interconnect scaling-the real limiter to high performance ULSI”,International Electron Devices Meeting, IEEE, (1995), pp. 241-244.
Davis, J., et al., “A Priori Writing Estimation and Optimal Multilevel Wiring Networks for Portable ULSI Systems”,Electronic Components and Technology Conference, (1996), pp. 1002-1008.
Gwennap, L., “IC Makers Confront RC Limitations”,Microdesign Resources, Microprocessor Report, (1997), pp. 14-18.
Kanta, C., et al., “Dual Damascene: A ULSI Wiring Technology”,VMIC Conference, (1991), pp. 144-152.
Lakshminarayanan, S.,Multilevel Duel Damascene Copper Interconnections, Rensselaer Polytechnic Institute, Ph.D Thesis, (1997), 1-205.
Licata, T., et al., “Dual Damascene AI Wiring for 256M DRAM”,Proceedings of the 12th International VLSI Multilevel Interconnection Conference, (1995), pp. 596-602.
Luther, B., et al., “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices”,VMIC Conference, (1993), pp. 15-21.
Ryan, J., et al., “The evolution of interconnection technology at IBM”,IBM J. Res. Develop., 39(4), (1995), pp. 371-381.
Singer, P., “New Interconnect Materials: Chasing the Promise of Faster Chips”,Semiconductor International, (1994), pp. 52-56.
Taur, Y., “CMOS scaling into the 21st century: 0.1 micrometer and beyond”,IBM J. Res. Develop., 39(1/2), (1995), pp. 245-260.
Vollmer, B., et al., “Recent advances in the application of collimated sputtering”,Thin Solid Films, 247, (1994), pp. 104-111.
LandOfFree
Selective deposition of solder ball contacts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective deposition of solder ball contacts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective deposition of solder ball contacts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733464