Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2005-07-12
2005-07-12
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257S738000
Reexamination Certificate
active
06917106
ABSTRACT:
A ball-limiting metallurgy stack is disclosed for an electrical device that contains at least one copper layer disposed upon a titanium adhesion metal layer. The ball-limiting metallurgy stack resists tin migration toward the upper metallization of the device. An etch process flow is also disclosed which resists the redepostion of the tin during etching of a copper layer.
REFERENCES:
patent: 6501185 (2002-12-01), Chow et al.
patent: 6569752 (2003-05-01), Homma et al.
patent: 2003/0129822 (2003-07-01), Lee et al.
patent: 2003/0214036 (2003-11-01), Sarihan et al.
patent: 2004/0005771 (2004-01-01), Fan et al.
Cao Phat X.
Intel Corporation
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Selective ball-limiting metallurgy etching processes for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective ball-limiting metallurgy etching processes for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective ball-limiting metallurgy etching processes for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3416168