Selection from a plurality of bus operating speeds for a process

Details Selection from a plurality of bus operating speeds for a process Selection from a plurality of bus operating speeds for a process

1995-06-15

1997-11-11

Lall, Parshotam S.

395500, 395309, 395568, G06F 1338

Patent

active

056873719

ABSTRACT:
A method and apparatus for providing an interface from a processor to a bus. The interface is capable of operating at a speed selected from a plurality of speeds. An execution unit is coupled to a register file. The register file comprises a plurality of registers. Each of the registers of the register file is for storing data. The execution unit is for executing instructions. An instruction cache is coupled to the execution unit. The instruction cache and ROM is for storing instructions that can be used by the execution unit. A reset means is also coupled to the execution unit. Furthermore, a bus speed indication means is coupled to the execution unit and to the register files. The bus speed indication means is for receiving a bus speed indication signal. The bus speed indication signal is for indicating the selected operating speed for the bus interface. The reset signal is provided to the reset means and the bus speed indication signal is provided to the bus speed indication means. Upon receipt of the reset signal, the reset means causes a predetermined string of instructions to be retrieved from the instruction cache and to be executed by the execution unit. A first instruction of the predetermined string of instructions causes a value to be stored in a predetermined register of the register file. The value stored in the predetermined register of the register file is set according to the bus speed indication signal that was provided. A second instruction of the predetermined string of instructions, executed after the first instruction, provides the value stored in the predetermined register of the register file to the bus interface and thereby causes the bus interface to enter a mode wherein the bus interface operates at the selected speed specified by the bus speed indication signal.

REFERENCES:
patent: 4030073 (1977-06-01), Armstrong, Jr.
patent: 4087857 (1978-05-01), Joyce et al.
patent: 4344132 (1982-08-01), Dixon et al.
patent: 4654783 (1987-03-01), Veres et al.
patent: 4674089 (1987-06-01), Poret
patent: 4688172 (1987-08-01), Wright
patent: 4701847 (1987-10-01), Nichols
patent: 4727477 (1988-02-01), Gavril
patent: 4803622 (1989-02-01), Bain, Jr. et al.
patent: 5113369 (1992-05-01), Kinoshita
patent: 5175831 (1992-12-01), Kumar
patent: 5191653 (1993-03-01), Banks et al.
patent: 5193199 (1993-03-01), Dalrymple et al.
patent: 5237676 (1993-08-01), Arimilli et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5263168 (1993-11-01), Toms et al.
patent: 5263172 (1993-11-01), Olnowich
patent: 5274780 (1993-12-01), Nakao
patent: 5300811 (1994-04-01), Suzuki et al.
patent: 5329621 (1994-07-01), Burgess et al.
patent: 5465333 (1995-11-01), Olnowich

Affiliated with

Also associated with

Rating

Selection from a plurality of bus operating speeds for a process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selection from a plurality of bus operating speeds for a process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selection from a plurality of bus operating speeds for a process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1236994