Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2007-03-27
2007-03-27
Tran, Michael (Department: 2827)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S230030
Reexamination Certificate
active
10759388
ABSTRACT:
Circuitry and methods allow selected memory word lines (WLs) to be deactivated without using a global deactivate signal. All active WLs do not therefore have to be deactivated simultaneously, which can cause voltage at a common deactivate node to rise undesirably. This undesirable voltage rise can adversely affect a system by, for example, inadvertently activating an inactive WL. The invention advantageously limits the voltage fluctuation at the common deactivate node.
REFERENCES:
patent: 5113374 (1992-05-01), Matsui
patent: 5293342 (1994-03-01), Casper et al.
patent: 5355346 (1994-10-01), Shin et al.
patent: 5436868 (1995-07-01), Shin et al.
patent: 5495448 (1996-02-01), Sachdev
patent: 5596521 (1997-01-01), Tanaka et al.
patent: 5737275 (1998-04-01), Matthews et al.
patent: 5909407 (1999-06-01), Yamamoto et al.
patent: 6034904 (2000-03-01), Kuromiya et al.
patent: 6046956 (2000-04-01), Yabe
patent: 6215712 (2001-04-01), Yanagisawa
patent: 6262929 (2001-07-01), Miyatake et al.
patent: 6262934 (2001-07-01), Uehara
patent: 6507533 (2003-01-01), Sato
patent: 6621735 (2003-09-01), Nakamura et al.
patent: 6781889 (2004-08-01), Kliewer et al.
Fish & Neave IP Group of Ropes & Gray LLP
Ingerman Jeffrey H.
La Chia-Hao
Micro)n Technology, Inc.
Tran Michael
LandOfFree
Selectable memory word line deactivation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selectable memory word line deactivation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectable memory word line deactivation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3770985