Selectable clock input

Details Selectable clock input Selectable clock input

2007-02-13

2007-02-13

Nguyen, Tuan T. (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S230010

Reexamination Certificate

active

11270578

ABSTRACT:
The present invention provides a memory device having a mode register with a selectable bit which sets the memory device to operate with a selected one of a plurality of possible clock input signals, for example, a single clock input or differential clock input.

REFERENCES:
patent: 5812491 (1998-09-01), Shinozaki et al.
patent: 5903747 (1999-05-01), Casal
patent: 6104668 (2000-08-01), Lee et al.
patent: 6215725 (2001-04-01), Komatsu
patent: 6337832 (2002-01-01), Ooishi et al.
patent: 6470467 (2002-10-01), Tomishima et al.
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6522599 (2003-02-01), Ooishi et al.
patent: 6687184 (2004-02-01), Johnson et al.
patent: 6757212 (2004-06-01), Hamamoto et al.

Affiliated with

Also associated with

Rating

Selectable clock input does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selectable clock input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectable clock input will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3855686