Select transistor architecture for a virtual ground...

Details Select transistor architecture for a virtual ground... Select transistor architecture for a virtual ground...

2000-10-11

2002-11-05

Lebentritt, Michael S. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185050, C365S103000

Reexamination Certificate

active

06477083

ABSTRACT:

COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
BACKGROUND
Memory devices for non-volatile storage of information are currently in widespread use today, being used in a myriad of applications. A few examples of non-volatile semiconductor memory include read only memory (ROM), programmable read only memory (PROM), erasable programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM) and flash EEPROM.
Semiconductor EEPROM devices involve more complex processing and testing procedures than ROM, but have the advantage of electrical programming and erasing. Using EEPROM devices in circuitry permits in-circuit erasing and reprogramming of the device, a feat not possible with conventional EPROM memory. Flash EEPROMs are similar to EEPROMs in that memory cells can be programmed (i.e., written) and erased electrically but with the additional ability of erasing all memory cells at once, hence the term flash EEPROM.
An example of a single transistor Oxide-Nitrogen-Oxide (ONO) EEPROM device is disclosed in the technical article entitled “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device,” T. Y. Chan, K. K. Young and Chenming Hu, IEEE Electron Device Letters, March 1987. The memory cell is programmed by hot electron injection and the injected charges are stored in the oxide-nitride-oxide (ONO) layer of the device. This article teaches programming and reading in the forward direction. Thus, a wider charge trapping region is required to achieve a sufficiently large difference in threshold voltages between programming and reading. This, however, makes it much more difficult to erase the device.
An attempt to improve the erasure of such ONO EEPROM devices is disclosed in both U.S. Pat. No. 5,768,192 and PCT patent application publication No. WO 99/07000, the contents of which are hereby incorporated herein by reference. In those disclosed devices, a cell is erased by applying a constant negative voltage to the gate over a plurality of cycles. However, the number of cycles and time to erase the memory cell can become large. Furthermore, the memory cell may become degraded should the number of cycles needed to erase the cell becomes too large. The slowing down of the erase speed is due to the trapping of electrons in the oxide layers or charge spill over into the nitride layer.
SUMMARY OF THE INVENTION
The present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims. By way of introduction, the preferred embodiments described below relate to a select transistor for a virtual ground non-volatile read only memory (“NROM”) cell array. The virtual ground NROM cell array comprises a first bit line oriented in a first direction and coupled with the select transistor. The select transistor comprises a source, a drain, and a channel extending between the source and the drain. The channel is oriented such that current flows from the source to the drain in a substantially perpendicular direction to the first bit line.
The preferred embodiments further relate to a method of fabricating a flash memory device onto a substrate. The method includes: fabricating a non-volatile read only memory (“NROM”) cell array comprising a first bit line oriented in a first direction and fabricating a first select transistor coupled with the first bit line and having a channel characterized by a length and a width, wherein the channel is fabricated such that the length is oriented substantially perpendicular to the first direction and the width is oriented substantially parallel to the first direction.


REFERENCES:
patent: 4173766 (1979-11-01), Hayes
patent: 4870471 (1989-09-01), Ohkura
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5218569 (1993-06-01), Banks
patent: 5280446 (1994-01-01), Ma et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5349221 (1994-09-01), Shimoji
patent: 5517448 (1996-05-01), Liu
patent: 5561620 (1996-10-01), Chen et al.
patent: 5598369 (1997-01-01), Chen et al.
patent: 5617357 (1997-04-01), Haddad et al.
patent: 5675537 (1997-10-01), Bill et al.
patent: 5708588 (1998-01-01), Haddad et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5777941 (1998-07-01), Pascucci
patent: 5790456 (1998-08-01), Haddad
patent: 5805502 (1998-09-01), Tang et al.
patent: 5825686 (1998-10-01), Schmitt-Landsiedel et al.
patent: 5888867 (1999-03-01), Wang et al.
patent: 6081474 (2000-06-01), Togami et al.
patent: 6157580 (2000-12-01), Kohno
patent: 2157489 (1985-03-01), None
patent: WO 99/07000 (1998-08-01), None
T. Y. Chan, K. K. Young and Chenming Hu, “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device”, IEEE Electron Device Letters, Vo. EDL-8, No. 3, Mar. 1987.

Affiliated with

Also associated with

Rating

Select transistor architecture for a virtual ground... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Select transistor architecture for a virtual ground..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Select transistor architecture for a virtual ground... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2948141