Select set-based technology mapping method and apparatus

Details Select set-based technology mapping method and apparatus Select set-based technology mapping method and apparatus

1994-04-21

1996-06-11

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364490, G06F 1710

Patent

active

055262767

ABSTRACT:
A logic circuit is implemented on a macrocell of a field programmable device using select sets of a logic function which represents a transformation of the one or more input signals of the logic circuit to the output signal of the logic circuit. Select sets of a logic function are determined (i) by grouping input signals which correspond to equal co-factors of the logic function or (ii) by grouping input signals such that one input signal of a group never appears in a term of the logic function in a greedy phase-minimized RMF canonical form without all other input signals of the group. The logic circuit is implemented on a macrocell which includes a circuit element which selects one of two or more input signals according to one or more select signals, each of which is driven by a respective logic gate. Examples of such circuit elements include multiplexers and random access memory (RAM). The logic circuit is implemented by placing on input lines of a logic gate driving a select line the input signals or the complement of the input signals of a select set.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4792909 (1988-12-01), Serlet
patent: 4825105 (1989-04-01), Holzle
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5005136 (1991-04-01), Van Berkel et al.
patent: 5023775 (1991-06-01), Poret
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5095441 (1992-03-01), Hopper et al.
patent: 5151867 (1992-09-01), Hooper et al.
patent: 5189628 (1993-02-01), Olsen et al.
patent: 5212650 (1993-05-01), Hooper et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5235221 (1993-08-01), Douglas et al.
patent: 5237513 (1993-08-01), Kaplan
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5282147 (1994-01-01), Goetz et al.
patent: 5282148 (1994-01-01), Poirot et al.
patent: 5309046 (1994-05-01), Steele
patent: 5311442 (1994-05-01), Fukushima
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5359539 (1994-10-01), Matsumoto et al.
Devadas et al., "Boolean Decomposition of Programmable Logic Arrays", 1988 IEEE Custom IC Conf, pp. 2.5.1-2.5.5.
Cong et al., "An improved graph-based FPGA technology-based mapping algorithm", Computer Design--ICCD '92, 1992 Int'l Conf.
Mailhat et al., "Algorithms for Technology Mapping based on BDD's and on Boolean Operations", IEEE on CAD & ICs, May 1993, vol. 12, No. 5.
Chaudhary et al, "A near optional algorithm for Technology Mapping Minimizing Area . . . ", 1992 IEEE/ACM Design Automation Conf.
Zhu et al., "On the optimization of MOS circuits", IEEE Trans on Circuits & Systems, Pt. I, Jun. 1993, vol. 40, No. 6.
Brayton et al., "MIS: A Multiple-Level Logic Optimization System", IEEE Trans on CAD, vol. CAD-6, No. 6, Nov. 1987, pp. 1062-1081.
Detjens et al., "Technology Mapping in MIS", IEEE, May 1987, pp. 116-119.
Francis et al., "Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", IEEE DAC, 1990.
Micheli, "Technology Mapping of Digital Circuits", IEEE Euro. Computer, Conf, May 1991, pp. 580-586.
"Multi-Level Logic Synthesis", R. K. Brayton et al., Oct. 4, 1989, pp. 49-53.
"Logic Synthesis for Programmable Gate Arrays--Category 4.1: Logic Synthesis and Optimization", Rajeev Murgai et al., pp. 1-28.
"Synthesis Methods for Field Programmable Gate Arrays", Alberto Sangiovanni-Vincentelli et al., Proceedings of the IEEE vol. 81, No. 7, Jul. 1993, pp. 1057-1083.
"Efficient Boolean Function Matching", Jerry R. Burch et al., Apr. 13, 1992, pp. 1-16.
"Algorithmic Graph Theory", James A. McHugh, 1990 by Prentice-Hall, Inc., pp. 56-61.
QuickLogic Data Book, "Very High Speed FPGAs", pp. 3-3 through 3-7.
Practical Design Using Programmable Logic, David Pellerin et al., 1991 by Prentice-Hall, Inc., pp. 130-132.
Field-Programmable Gate Arrays, Stephen D. Brown et al., 1992 by Kluwer Academic Publishers, Second Printing, 1993, pp. 45-86.
Field-Programmable Gate Array Technology, Stephen M. Trimberger, 1994 by Kluwer Academic Publishers, 54-60.
Actel FPGA Data Book and Design Guide, 1994, pp. 5-21 through 5-22 and 7-17 through 7-20.
Actel ACT.TM. 2 Field Programmable Gate Arrays, Mar. 1993, pp. 1-63.
Actel ACT.TM. 3 Field Programmable Gate Arrays, Jan. 1993, pp. 1-55.
pASIC Toolkit User's Guide, Jan. 1993, [particular attention is to be paid to pp. 146-148 and 223-227].

Affiliated with

Also associated with

Rating

Select set-based technology mapping method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Select set-based technology mapping method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Select set-based technology mapping method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-358467