Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1989-01-31
1992-10-13
Shoop, Jr., William M.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
341155, 341106, H03M 134
Patent
active
051554895
ABSTRACT:
The encoder is particularly for ultra fast high resolution flash analog-to-digital converters. A simple multiplexing is performed. An optional buffer memory stores selected codes prior to a final processing which can be relatively slow. An input register is unnecessary. The input code is divided into a least significant section code and at least one more significant section code each having a least significant bit. A multiplexer selects the least significant section code or a portion of one of the more significant section codes excluding the least significant bit thereof, in response to the least significant bits. The multiplexer includes a plurality of buffers for separately receiving the section codes and having outputs coupled in parallel. A decoder converts the least significant bits and selected code into the binary output code.
REFERENCES:
patent: 4143366 (1979-03-01), Lewis, Jr.
patent: 4211999 (1980-07-01), Clark et al.
patent: 4417233 (1983-11-01), Inoue et al.
patent: 4586025 (1986-04-01), Knierim
patent: 4635036 (1987-01-01), Yoshizawa
Shoop Jr. William M.
Williams H. L.
LandOfFree
Segmented encoder and digital memory particularly for flash anal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Segmented encoder and digital memory particularly for flash anal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segmented encoder and digital memory particularly for flash anal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1304105