Segmented dual delay-locked loop for precise variable-phase cloc

Details Segmented dual delay-locked loop for precise variable-phase cloc Segmented dual delay-locked loop for precise variable-phase cloc

1998-11-19

2000-08-08

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327161, 327271, 327277, 327299, 375376, 331 25, 331DIG2, H03L 706

Patent

active

061007358

ABSTRACT:
A segmented dual delay-locked-loop (DLL) has a coarse DLL and a fine DLL. Each DLL has a series of buffers, a phase detector, charge pump, and bias-voltage generator. The bias voltage controls the delay through the buffers. The bias voltage of the coarse DLL is adjusted by the phase comparator to lock the total delay through the buffers to be equal the input-clock period. The coarse DLL divides an input clock into M equal intervals of the input-clock period and generates M intermediate clocks having M different phases. An intermediate mux selects one of the M intermediate clocks in response to a phase-selecting address. The selected intermediate clock K and a next-following intermediate clock K+1 are both selected and applied to the fine DLL. The K clock is input to a series of N buffers in the fine DLL while the K+1 clock is directly input to a phase detector. The phase detector compares the K+1 clock to the K clock after the delay through the buffers. The bias voltage of the fine DLL is adjusted by the phase comparator to lock the total delay through the N buffers to the coarse interval between the K and K+1 intermediate clocks. Thus the input clock is divided into M intervals by the coarse DLL, then the fine DLL further divides one coarse interval into N intervals. Very fine phases are generated with only a M-buffer DLL and an N-buffer DLL.

REFERENCES:
patent: 4527126 (1985-07-01), Petrich et al.
patent: 4704574 (1987-11-01), Nossen
patent: 5179303 (1993-01-01), Searles et al .
patent: 5353025 (1994-10-01), Leonida
patent: 5452324 (1995-09-01), Lewis et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5537069 (1996-07-01), Volk
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5610543 (1997-03-01), Chang et al.
patent: 5663665 (1997-09-01), Wang et al.
patent: 5744991 (1998-04-01), Jefferson et al.
patent: 5777501 (1998-07-01), AbouSeido
Maneatis and Horowitz, "Precise Delay Generation Using Coupled Oscillators", IEEE JSSC vol. 28, No. 12, Dec. 1993, pp. 1273-1282.
Christiansen, "An Integrated high Resolution CMOS Timing Geneterator Based on an Array of Delay Locked Loops", IEEE JSSC vol. 31, No. 7, Jul. 1996, pp. 952-957.
Sidiropoulos and Horowitz, "A Semidigital Dual Delay-Locked Loop", IEEE JSSC vol. 32, No. 11, Nov. 1997, pp. 1683-1692.

Affiliated with

Also associated with

Rating

Segmented dual delay-locked loop for precise variable-phase cloc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Segmented dual delay-locked loop for precise variable-phase cloc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segmented dual delay-locked loop for precise variable-phase cloc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1153741