Multiplex communications – Communication techniques for information carried in plural... – Assembly or disassembly of messages having address headers
Reexamination Certificate
1999-01-07
2002-12-10
Marcelo, Melvin (Department: 2663)
Multiplex communications
Communication techniques for information carried in plural...
Assembly or disassembly of messages having address headers
Reexamination Certificate
active
06493356
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to an ATM (Asynchronous Transfer Mode) communication network and, more particularly, to a segmentation and reassembly system incorporated in the ATM communication network.
DESCRIPTION OF THE RELATED ART
Conventionally, the segmentation and reassembly system is operative on the ATM adaptation layer of the protocol for the broadband ISDN (Integrated Service Digital Network). The segmentation and reassembly system receives ATM cells, and extracts payloads from the ATM cells. The segmentation and reassembly system assembles the payloads into a frame, and supplies the frame to a data processing system for upper-level software through a bus system.
The segmentation and reassembly system accumulates the pieces of fixed-speed data such as voice data in a frame buffer. If the segmentation and reassembly system accumulates the pieces of voice data supplied through a single channel, the segmentation and reassembly system consumes a lot of time for completing the ATM cell. This results in undesirable time lag.
The segmentation and reassembly system accumulates the pieces of fixed-speed data such as voice data in a frame buffer. If the segmentation and reassembly system accumulates the pieces of voice data supplied through a single channel, the segmentation and reassembly system consumes long time for completing the ATM cell. This results in undesirable time lug.
Japanese Patent Publication of Unexamined Application No. 7-162437 discloses a solution. The prior art ATM cell builder disclosed in the Japanese Patent Publication of Unexamined Application includes a bus switch unit connected to a bus system and plural assembly units connected in parallel to the bus switch unit, and the bus system supplies pieces of voice data through plural channels or time slots to the bus switch unit. The bus switch unit assigns plural channels to each assembly unit, and distributes the pieces of voice data to the assembly units. The assembly unit forms a payload from the pieces of voice data information supplied through the plural channels, and an ATM header and a payload header are added to the payload. In this way, the prior art ATM cell builder assembles the ATM cell, and transfers it through the network.
When the ATM cell arrives at a ATM cell receiver, the payload is disassembled into the pieces of voice data, and pieces of voice data labeled with same discriminative symbol are assembled into a frame. Although the Japanese Patent Publication of Unexamined Application No. 7-162437 is silent as to the data transfer from the ATM receiver to a data processing system for upper-level software, the bus system would be used.
Thus, the prior art segmentation and reassembly system eliminates the time lag due to the assembly work from the data transfer. However, the prior art segmentation and reassembly system suffers from low throughput due to congestion on the bus system.
SUMMARY OF THE INVENTION
It is therefore an important object of the present invention to provide a segmentation and reassembly system, which achieves a high throughput.
It is also an important object of the present invention to provide a segmentation and reassembly system, which allows the manufacturer to reduce the production cost of an associated data processing system.
To accomplish the object, the present invention proposes to share load between at least one exclusive interface and a CPU (Central Processing Unit) interface.
In accordance with one aspect of the present invention, there is provided a segmentation and reassembly system cooperating with a data processing system having at least one central processing unit connected through a CPU interface and special purpose engines, and the segmentation and reassembly system comprises a plurality of frame buffers for storing pieces of data selectively supplied from first ATM cells and a processing means connected to the plurality of frame buffers for selectively accessing the pieces of data and selectively supplying at least selected pieces of data to the special purpose engines through an exclusive interface for modifying the pieces of data, if necessary.
REFERENCES:
patent: 5742765 (1998-04-01), Wong et al.
patent: 5845153 (1998-12-01), Sun et al.
patent: 5946325 (1999-08-01), Shiota
patent: 5956344 (1999-09-01), Cole
patent: 5983332 (1999-11-01), Watkins
patent: 6058114 (2000-05-01), Sethuram et al.
patent: 6075790 (2000-06-01), Lincoln et al.
patent: 6111880 (2000-08-01), Rusu et al.
patent: 6201813 (2001-03-01), Klausmeier et al.
patent: 6243382 (2001-06-01), O'Neill et al.
patent: 61-173554 (1986-08-01), None
patent: 7-162437 (1995-06-01), None
patent: 7-183887 (1995-07-01), None
patent: 8-6882 (1996-01-01), None
Amagai Tatsuhiko
Aramizu Tatsuo
Hamakawa Yasuo
Isoyama Kazuhiko
Ferris Derrick W
Marcelo Melvin
LandOfFree
Segmentation and reassembly system for ATM communication... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Segmentation and reassembly system for ATM communication..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segmentation and reassembly system for ATM communication... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2976684