Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
2009-04-29
2011-10-04
Frejd, Russell W (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C703S014000
Reexamination Certificate
active
08032342
ABSTRACT:
A method for generating a linear piecewise representation of a driver output current signal includes segmenting the driver output current signal such that an integral of each segment matches an actual voltage change in corresponding portion of an associated output voltage signal (within a desired tolerance). The beginning and ending current/time values for each segment can then be compiled into the piecewise linear representation of the driver output current signal. A method for generating a model driver output current signal includes conformally mapping first and second sets of precharacterization output current data based on a weighted average of the indexing parameter (e.g., input slew or output capacitance) values for the model driver output signal and the first and second sets of precharacterization data.
REFERENCES:
patent: 7013440 (2006-03-01), Croix
patent: 7065720 (2006-06-01), Croix
patent: 7191414 (2007-03-01), Croix
patent: 7546227 (2009-06-01), Levy
Agarwal et al., “A Library Compatible Driving Point Model for On-Chip RLC Interconnects”, Proceedings of the 8thACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Dec. 2002, pp. 65-71.
Agarwal et al., “An Effective Capacitance Based Driver Output Model for On-Chip RLC Interconnects”, Proceedings of the 40thConference on Design Automation, Jun. 2003, pp. 376-381.
Arunachalam et al., “CMOS Gate Delay Models for General RLC Loading”, Proceedings of the 1997 Int'l Conference on Computer Design (ICCD '97), IEEE 1997, 6 pgs.
Dartu et al., “Performance Computation for Precharacterized CMOS Gates With RC Loads”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 5, May 1996, pp. 544-553.
Deokar, Rahul, Website article: “EEdesign—A New Approach to Nanometer Delay Modeling”, Mar. 4, 2004, 8 pgs.
Gordon et al., “Time-Domain Simulation of Multiconductor Transmission Lines with Frequency-Dependent Losses”, IEEE Transactions on Computer-Aided Design, vol. 11, No. 11, Nov. 1992, pp. 1372-1387.
Uchino et al., “An Interconnect Energy Model Considering Coupling Effects”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 7, Jul. 2002, pp. 763-776.
Bever Hoffman & Harms LLP
Frejd Russell W
Harms Jeanette S.
Synopsys Inc.
LandOfFree
Segmentation and interpolation of current waveforms does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Segmentation and interpolation of current waveforms, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segmentation and interpolation of current waveforms will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4268583