Television – Format conversion – Line doublers type
Reexamination Certificate
2008-03-25
2008-03-25
Hsia, Sherrie (Department: 2622)
Television
Format conversion
Line doublers type
C348S458000
Reexamination Certificate
active
11586297
ABSTRACT:
A display processor integrated circuit includes a display processor portion and an on-chip programmable logic portion. The programmable logic portion can be configured to implement custom video and/or image enhancement functions. The display processor portion performs block-based motion detection. If no motion is detected for a given block of pixels, then interline gaps in the block are filled using temporal interpolation. If motion is detected, then interline gaps are filled using spatial interpolation. To maintain accuracy without unduly increasing computational complexity, a less complex high angle spatial interpolation method is employed where a low angle tilt condition is not detected. A more computationally intensive low angle spatial interpolation method can therefore be employed in low angle tilt conditions. Integrated circuit cost is reduced by employing pipelining to write parts of segment buffers at the same time that other parts are being read to perform the interpolation process.
REFERENCES:
patent: 4472740 (1984-09-01), Doi
patent: 5019903 (1991-05-01), Dougall et al.
patent: 5027203 (1991-06-01), Samad et al.
patent: 5093721 (1992-03-01), Rabii
patent: 5162907 (1992-11-01), Keating et al.
patent: 5241281 (1993-08-01), Wilkes et al.
patent: 5241659 (1993-08-01), Parulski et al.
patent: 5410356 (1995-04-01), Kikuchi et al.
patent: 5428397 (1995-06-01), Lee et al.
patent: 5473383 (1995-12-01), Sezan et al.
patent: 5521644 (1996-05-01), Sezan et al.
patent: 5543925 (1996-08-01), Timmermans
patent: 5555098 (1996-09-01), Parulski
patent: 5642262 (1997-06-01), Terrill et al.
patent: 5682205 (1997-10-01), Sezan et al.
patent: 5689305 (1997-11-01), Ng et al.
patent: 5835864 (1998-11-01), Diehl et al.
patent: 5909244 (1999-06-01), Waxman et al.
patent: 5956744 (1999-09-01), Robertson et al.
patent: 5982459 (1999-11-01), Fandrianto et al.
patent: 5990858 (1999-11-01), Ozolins
patent: 6026227 (2000-02-01), Furtek et al.
patent: 6133957 (2000-10-01), Campbell
patent: 6166773 (2000-12-01), Greggain et al.
patent: 6175390 (2001-01-01), Kim et al.
patent: 6252906 (2001-06-01), Canfield
patent: 6339434 (2002-01-01), West et al.
patent: 6348949 (2002-02-01), McVeigh
patent: 6407775 (2002-06-01), Frink et al.
patent: 6446192 (2002-09-01), Narasimhan et al.
patent: 6567768 (2003-05-01), Matos et al.
patent: 6577345 (2003-06-01), Lim et al.
patent: 6748286 (2004-06-01), Losch
patent: 6829010 (2004-12-01), Suzuki
patent: 6943820 (2005-09-01), Schmidt
patent: 2001/0013123 (2001-08-01), Freeman
patent: 2002/0050518 (2002-05-01), Roustaei
patent: 2003/0025811 (2003-02-01), Keelan et al.
patent: 2003/0093806 (2003-05-01), Dureau et al.
patent: 2003/0121057 (2003-06-01), Singh
patent: 2003/0190157 (2003-10-01), Aubry et al.
patent: 2004/0100421 (2004-05-01), Webb et al.
Internet pages from Pixelworks Inc. website www.pixelworksinc.com, first page entitled “PixelWorks Products”, 3 pages, printed out Jun. 27, 2002.
Internet pages from of Genesis Microchip Inc. www.genesis-microchip.com, first page entitled Genesis Any Source—Any Display—gm6010 Digital TV Controller, 4 pages, downloaded Jun. 27, 2002.
Trident DPTV-iX Preliminary Product Brief from Trident Microsystems, Inc., 12 pages, dated Nov. 2001.
Genesis FLI2300 Digital Video Format Converter Product Brief from Genesis Microchip Inc., 2 pages, printed out Jun. 27, 2002.
Genesis gm6010 and gm6015 Product Brief from Genesis Microchip Inc., 2 pages, printed out Jun. 27, 2002.
U.S. Appl. No. 10/150,685, entitled “Distrubuted RAM In A Logic Array”, 21 pages (and copy of filing receipt), filed May 17, 2002.
U.S. Appl. No. 10/164,455, entitled “Cell Architecture To Reduce Customization In A Semiconductor Device”, 33 pages (and copy of filing receipt), filed Jun. 6, 2002.
NuCORE SiP-1250 Smart Image Processor product description by NuCORE Technology Inc., 2 pages, printed out Jul. 23, 2002.
Chan Thomas M.
Nagakura Clyde H.
Zhou Qinggang
Hsia Sherrie
Imperium Patent Works
Wallace Darien K.
Wallace T. Lester
LandOfFree
Segment buffer loading in a deinterlacer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Segment buffer loading in a deinterlacer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segment buffer loading in a deinterlacer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3956486