Secure processing unit systems and methods

Details Secure processing unit systems and methods Secure processing unit systems and methods

2011-04-19

2011-04-19

Shin, Kyung-Hye (Department: 2443)

Electrical computers and digital processing systems: multicomput

Multicomputer data transferring via shared memory

Accessing another computer's memory

C380S225000, C713S164000, C713S189000, C713S193000, C713S194000, C705S080000, C711S152000, C711S103000, C711S206000, C711S001000

Reexamination Certificate

active

07930360

ABSTRACT:
A hardware Secure Processing Unit (SPU) is described that can perform both security functions and other information appliance functions using the same set of hardware resources. Because the additional hardware required to support security functions is a relatively small fraction of the overall device hardware, this type of SPU can be competitive with ordinary non-secure CPUs or microcontrollers that perform the same functions. A set of minimal initialization and management hardware and software is added to, e.g., a standard CPU/microcontroller. The additional hardware and/or software creates an SPU environment and performs the functions needed to virtualize the SPU's hardware resources so that they can be shared between security functions and other functions performed by the same CPU.

REFERENCES:
patent: 4827508 (1989-05-01), Shear
patent: 5530235 (1996-06-01), Stefik et al.
patent: 5534975 (1996-07-01), Stefik et al.
patent: 5629980 (1997-05-01), Stefik et al.
patent: 5634012 (1997-05-01), Stefik et al.
patent: 5638443 (1997-06-01), Stefik et al.
patent: 5715403 (1998-02-01), Stefik
patent: 5892900 (1999-04-01), Ginter et al.
patent: 5920861 (1999-07-01), Hall et al.
patent: 5943422 (1999-08-01), Van Wie et al.
patent: 5982891 (1999-11-01), Ginter et al.
patent: 6112181 (2000-08-01), Shear et al.
patent: 6125430 (2000-09-01), Noel et al.
patent: 6157721 (2000-12-01), Shear et al.
patent: 6185683 (2001-02-01), Ginter et al.
patent: 6292569 (2001-09-01), Shear et al.
patent: 6427140 (2002-07-01), Ginter et al.
patent: 6567974 (2003-05-01), Czajkowski
patent: 0 715 247 (1996-06-01), None
patent: WO 97/43761 (1997-11-01), None
patent: WO 98/10381 (1998-03-01), None
patent: WO 01/10076 (2001-02-01), None
Jaggar, Dave,Advanced RISC Machines(ARM)Architecture Reference Manual, Prentice Hall, 1997. ISBN 0-13736-299-4 (paperback).
Menezes, A.J., et al.,Handbook of Applied Cryptography, CRC Press, Oct. 1996. ISBN 0-8493-8523-7 (hardcover).
Patterson, D., et al.,Computer Architecture: A Quantitative Approach, 2d ed., Morgan Kaufmann, ISBN 1-55860-372-7 (paperpack), 1996.
Patterson, D., et al.,Computer Organization and Design: The Hardware/Software Interface, 2d ed., Morgan Kaufmann, ISBN 1-55860-428-6 (hardcover), Aug. 1997.
Pugh, E.W., et al.,IBM's 360 and Early 370 Systems, MIT Press, ISBN 0-262-16123-0 (hardcover), Mar. 1991.
Schneier, B.,Applied Cryptography, 2d ed., John Wiley & Sons, ISBN 0471117099 (paperback), Oct. 1995.
Sibert, Olin, et al., “DigiBox: A Self-Protecting Container for Information Commerce,” Proceedings of the First USENIX Workshop on Electronic Commerce, New York, NY, Jul. 1995, 9 pages.
Sibert, Olin, et al., “Securing the Content, Not the Wire, for Information Commerce,” InterTrust Technologies Corporation, 1996, 12 pages.
Sibert, Olin, et al,“Systems and Methods for Using Cryptography to Protect Secure and Insecure Computer Environments,” U.S. Appl. No. 09/628,692, filed Jul. 28, 2000.
Stefik, M., “Chapter 7, Classification, Introduction to Knowledge Systems,” Morgan Kaufmann Publishers, Inc., 1995, pp. 543-607.
Stefik, M., “Letting Loose the Light: Igniting Commerce in Electronic Publication,” Internet Dreams: Archetypes, Myths, and Metaphors. Massachusetts Institute of Technology, 1996, pp. 219-253.
Stefik, M., “Letting Loose the Light: Igniting Commerce in Electronic Publication,” Xerox PARC, Palo Alto, CA, 1994-1995, 35 pages.
Stefik, M., “Trusted Systems,” Scientific American, Mar. 1997, pp. 78-81.
Office Action mailed Apr. 8, 2004 for U.S. Appl. No. 09/643,630, filed Aug. 21, 2000.
Office communication mailed Feb. 24, 2005 for U.S. Appl. No. 09/643,630, filed Aug. 21, 2000.
Final Office Action mailed Jun. 16, 2005 for U.S. Appl. No. 09/643,630, filed Aug. 21, 2000.
Office Action mailed Feb. 27, 2006 for U.S. Appl. No. 09/643,630, filed Aug. 21, 2000.
Notice of Allowance mailed Aug. 21, 2006 for U.S. Appl. No. 09/643,630, filed Aug. 21, 2000.
Office Action mailed Sep. 25, 2007 for U.S. Appl. No. 11/528,752, filed Sep. 27, 2006.
Office Action mailed Apr. 1, 2008 for U.S. Appl. No. 11/528,752, filed Sep. 27, 2006.
Notice of Allowance mailed Aug. 7, 2008 for U.S. Appl. No. 11/528,752, filed Sep. 27, 2006.

Affiliated with

Also associated with

Rating

Secure processing unit systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Secure processing unit systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secure processing unit systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2696397