Secure and fast calculating unit

Details Secure and fast calculating unit Secure and fast calculating unit

2007-10-16

2007-10-16

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific input to output function

Combining of plural signals

C327S355000

Reexamination Certificate

active

11373829

ABSTRACT:
The calculating unit includes a dual rail input stage, a switching stage for a bit to be calculated and an output stage for an output bit, wherein the output stage provides a dual rail output. The switching stage is not implemented in dual rail technology but according to a “one-hot” realization. The switching stage includes at least one internal node which is, in the preparation mode according to a control signal on a control line from a control means, connected to a reference potential, while the node potential circuit for handling the internal node in the data mode is not active. Thus, an area-efficient, cross-current-reduced and reliable calculating unit is obtained, which may additionally be clocked at high speed, as a transition form a preparation mode to a data mode takes place without time-consuming discharge processes.

REFERENCES:
patent: 6963644 (2005-11-01), Matsuzaki et al.
patent: 32 28 018 (1983-02-01), None
patent: 36 31 992 (1987-11-01), None
patent: 102 15 785 (2003-10-01), None

Affiliated with

Also associated with

Rating

Secure and fast calculating unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Secure and fast calculating unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secure and fast calculating unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3901442