Second order digital jitter attenuator

Details Second order digital jitter attenuator Second order digital jitter attenuator

2000-12-01

2001-12-25

Le, Dinh T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S012000, C327S147000, C327S105000, C375S375000, C375S371000

Reexamination Certificate

active

06333651

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to jitter attenuators.
Jitter attenuators are used to compensate for phase variations in an input signal. Uncompensated jitter can be a significant source of error. In transmission systems such as T
3
and E
3
, the clock is encoded with the data. A receiver will extract the clock from the coded datastream and provide the extracted clock and data itself This clock can then be used to retransmit the data to the next node. Jitter is obviously undesirable since any phase variation of the clock can be passed along from node to node.
There are many causes of jitter. For example, the transmission media may transmit higher frequency portions of the signal faster than lower frequency portions.
Typically, the received clock is filtered and smoothed to remove the jitter. An elastic buffer, such as a FIFO, is sometimes used to buffer the difference in rates of the received jittery clock and the retransmitted data. See, for example, U.S. Pat. No. 5,090,025.
Another example of a jitter attenuator is shown in U.S. Pat. No. 5,493,243. This patent shows using an up/down counter and a subsequent decoder to control the digital frequency synthesizer. The input clock is used to decrement the counter, while the output, divided-down clock is used to increment the counter. Each change in the count causes a change in the phase of the synthesized frequency.
It would be desirable to have a digital jitter attenuator which corrects for jitter, but which corrects slowly enough to avoid tracking phase variations which are transient.
SUMMARY OF THE INVENTION
The present invention provides a phase detector which detects the phase difference between the input clock and an output clock. That phase difference is used to gate a high frequency clock, which is provided to an integration circuit. The phase detector also indicates whether the phase difference is positive or negative. The output of the integration circuit is provided to a comparator, which compares the value to a threshold. When the threshold is exceeded, an advance or retard signal is provided to a phase selector. The phase selector selects one of multiple phases of a clock used for the output clock.
In one embodiment, the integration circuit has first and second integrators. The phase detector output is provided to the first integrator. The output of the first integrator is provided to an adder. The other input of the adder is the output of the phase detector scaled through a first scaling circuit. A second scaling factor is applied to the phase detector output. The adder output is then provided through a second integrator, with the output of the second integrator being provided to the comparator. This integration will result in minimizing any frequency offset.
To the extent jitter is self-offsetting, or corrects it on the next or a close pulse, the present invention will not change the output phase. For example, a positive integrated value may be offset by a subsequent negative integrated value. It is only when the total integrated value reaches a preselected threshold (positive or negative) that the output clock phase is adjusted. This ensures that the phase jitter is not transient. However, the threshold is selected low enough so that true jitter is compensated for sufficiently quickly.
In one preferred embodiment, the invention uses a multiple phase clock generator operating off of a high frequency clock. One of the clock phases generated is selected by a phase selector connected to the output of the comparator. The selected clock is then divided down to the frequency of the input clock. The same high frequency clock used to generate the multiple phases is also used for the input phase detector.
For a further understanding of the nature and advantages of the invention, reference should be made to the following description taken in conjunction with the accompanying drawings.


REFERENCES:
patent: 5493243 (1996-02-01), Ghoshal
patent: 5764709 (1998-06-01), Whiteside
patent: 6121816 (2000-09-01), Tonks et al.

Affiliated with

Also associated with

Rating

Second order digital jitter attenuator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Second order digital jitter attenuator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Second order digital jitter attenuator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2583334