Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With semiconductor element forming part
Reexamination Certificate
2007-01-18
2010-11-16
Pham, Thanh V (Department: 2894)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With semiconductor element forming part
C257S685000, C438S051000
Reexamination Certificate
active
07834438
ABSTRACT:
According to a sealed structure60constituted by anodically bonding a silicon board20and a glass plate40, an upper opening of a recessed portion22is sealed in an airtight state by the glass plate40by bonding an upper face of a wall portion26to the glass plate40. A voltage applying pattern70is formed to surround a light transmitting region to which an optical conversion element24is opposed. Further, the voltage applying pattern70functions as a cathode pattern applied with a voltage by being brought into contact with a lower face of the cathode plate50.
REFERENCES:
patent: 6144153 (2000-11-01), Nakatani
patent: 6172456 (2001-01-01), Cathey et al.
patent: 2004/0189185 (2004-09-01), Yotsuya
patent: 2008/0128839 (2008-06-01), Sotokawa
patent: 2005-166909 (2005-06-01), None
patent: 2005166909 (2005-06-01), None
Higashi Mitsutoshi
Koizumi Naoyuki
Murayama Kei
Sakaguchi Hideaki
Shiraishi Akinori
Payen Marvin
Pham Thanh V
Rankin , Hill & Clark LLP
Shinko Electric Industries Co. Ltd.
LandOfFree
Sealed structure and method of fabricating sealed structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sealed structure and method of fabricating sealed structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sealed structure and method of fabricating sealed structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4195001