Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Groove
Reexamination Certificate
2005-04-05
2005-04-05
Niebling, John F. (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
Groove
C257S623000, C257S626000, C257S632000, C257S698000, C257S728000, C333S246000, C333S260000
Reexamination Certificate
active
06876062
ABSTRACT:
An apparatus and method for protecting die corners in a semiconductor integrated circuit. At least one irregular seal ring having two sides can be configured, wherein the irregular seal ring is located at a corner of a die utilized in fabricating a semiconductor integrated circuit. A dummy configuration for stress relief can then be arranged, wherein the dummy configuration is located at the two sides of the at least one irregular seal ring, thereby protecting the corner of the die against thermal stress and the semiconductor integrated circuit against moisture and metallic impurities. The irregular seal ring can be configured to generally comprise a non-rectangular seal ring. The irregular seal preferably comprises an octangular seal ring.
REFERENCES:
patent: 6028347 (2000-02-01), Sauber et al.
patent: 6028497 (2000-02-01), Allen et al.
patent: 20020157082 (2002-10-01), Shau
Chen Shih-Chung
Lee Tze-Liang
Liang Ming-Soah
Yu Chen-Hua
Pompey Ron
Taiwan Semiconductor Manufacturing Co. Ltd
Tung & Associates
LandOfFree
Seal ring and die corner stress relief pattern design to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Seal ring and die corner stress relief pattern design to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Seal ring and die corner stress relief pattern design to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3423977