Sea-of-cells array of transistors

Details Sea-of-cells array of transistors Sea-of-cells array of transistors

1995-05-31

1997-09-23

Teska, Kevin J.

Fishing, trapping, and vermin destroying

437233, H01L 21768

Patent

active

056713975

ABSTRACT:
The invention concerns integrated circuits in which a MACRO is embedded in a standard cell array. One level of metal is devoted exclusively to non-local interconnect, and a layer of polysilicon is devoted to local interconnect, thereby saving significant space.

REFERENCES:
patent: 4143178 (1979-03-01), Harada et al.
patent: 4151635 (1979-05-01), Kashkooli et al.
patent: 4229756 (1980-10-01), Sato et al.
patent: 4244001 (1981-01-01), Ipri
patent: 4317690 (1982-03-01), Koomen et al.
patent: 4525809 (1985-07-01), Chiba et al.
patent: 4584653 (1986-04-01), Chih et al.
patent: 4593205 (1986-06-01), Bass et al.
patent: 4638458 (1987-01-01), Itoh
patent: 4682202 (1987-07-01), Tanizawa
patent: 4686758 (1987-08-01), Liu et al.
patent: 4701642 (1987-10-01), Pricer
patent: 4845544 (1989-07-01), Shimizu
patent: 4849344 (1989-07-01), Desbiens et al.
patent: 4905073 (1990-02-01), Chen et al.
patent: 4989062 (1991-01-01), Takahashi et al.
patent: 4999518 (1991-03-01), Dhong et al.
patent: 5003199 (1991-03-01), Chuang et al.
patent: 5008208 (1991-04-01), Liu et al.
patent: 5013679 (1991-05-01), Kumagai et al.
patent: 5032530 (1991-07-01), Lowrey et al.
patent: 5037766 (1991-08-01), Wang
patent: 5045726 (1991-09-01), Leung
patent: 5049515 (1991-09-01), Tzeng
patent: 5081518 (1992-01-01), El-Diwany et al.
patent: 5124776 (1992-06-01), Tanizawa et al.
patent: 5126279 (1992-06-01), Roberts
patent: 5162884 (1992-11-01), Liou et al.
patent: 5168072 (1992-12-01), Moslehi
patent: 5175118 (1992-12-01), Yoneda
patent: 5225991 (1993-07-01), Dougherty
patent: 5294822 (1994-03-01), Verrett
patent: 5296755 (1994-03-01), Miyamoto et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5313079 (1994-05-01), Brasen et al.
patent: 5313101 (1994-05-01), Harada et al.
patent: 5314832 (1994-05-01), Deleonibus
patent: 5341049 (1994-08-01), Shimizu et al.
patent: 5388055 (1995-02-01), Tanizawa et al.
patent: 5444285 (1995-08-01), Robinson et al.
patent: 5541120 (1996-07-01), Robinson et al.
"GaAs MESFET and Si CMOS Cointegration and Circuit Techniques", by H. Shichijo et al., IEEE, GaAs IC Symposium, Sep. 1988, pp. 239-242.
"Application of AIGaAs/GaAs HBT's to High-Speed CML Logic Family Fabrication", by M. Madihian et al., IEEE Transactions on Electron Devices, vol. 36, No. 4, Apr. 1989, p. 625-631.
"Combining Partioning and Global Routing in a Sea-of-Cells Design", by B. Korte et al., IEEE Comuter-Aided Design, 1989 International Conference, pp. 98-101.
"A Design.sub.- System for ASIC's with Macrocells", by B. Korte et al., IEEE, Euro ASIC '90, 1990, . 220-224.
"A Comprehensive CAD System for High-Performance 300K-Circuit ASIC Logic Chips", by J. Panner et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991, pp. 300-309.
"10K-Gate GaAs JFET Sea of Gates", by H. Kawasaki et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 10, Oct. 1991, pp. 1367-1370.
"An Efficient Algorithm for Some Multirow Layout Problems", by J. Feldman et al., IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 8, Aug. 1993, pp. 1178-1185.
IBM Technical Disclosure Bulletin; vol. 25, No. 4; Sep. 1982; Structured Macro; E.H. Stoops.

Affiliated with

Also associated with

Rating

Sea-of-cells array of transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sea-of-cells array of transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sea-of-cells array of transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1942102