Scoreboard for cached multi-thread processes

Details Scoreboard for cached multi-thread processes Scoreboard for cached multi-thread processes

1996-12-31

1999-10-26

Oberley, Alvin E.

Electrical computers and digital processing systems: multicomput

Computer-to-computer data routing

Least weight routing

711144, G06F 900

Patent

active

059744383

ABSTRACT:
A computer system comprising at least one processor and associated cache memory, and a plurality of registers to keep track of the number of cache memory lines associated with each process thread running in the computer system. Each process thread is assigned to one of the plurality of registers of each level of cache that is being monitored. The number of cache memory lines associated with each process thread in a particular level of the cache is stored as a number value in the assigned register and will increment as more cache memory lines are used for the process thread and will decrement as less cache memory lines are used. The number value in the register is defined as the "process thread temperature." Larger number values indicate warmer process thread temperature and smaller number values indicate cooler process thread temperature. Process thread temperatures are relative and indicate the cache memory line usage by the process threads running in the computer system at a particular level of cache. By keeping track or "score" of the number values (temperatures) in each of these registers called "scoreboard registers," the scheduler algorithm of the computer operating system may objectively determine the most advantageous order for the process threads to run and which of the processors in a multi-processor system should execute these process threads. A scoreboard register may be reassigned to a new process thread when its associated process thread has been discontinued.

REFERENCES:
patent: 5261053 (1993-11-01), Valencia
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5317738 (1994-05-01), Cochcroft, Jr. et al.
patent: 5379428 (1995-01-01), Belo
patent: 5437032 (1995-07-01), Wolf et al.
patent: 5630130 (1997-05-01), Perotto et al.
patent: 5701432 (1997-12-01), Wong et al.
patent: 5717926 (1998-02-01), Browning et al.
patent: 5745778 (1998-04-01), Alfieri

Affiliated with

Also associated with

Rating

Scoreboard for cached multi-thread processes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scoreboard for cached multi-thread processes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scoreboard for cached multi-thread processes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-775665