Coded data generation or conversion – Converter calibration or testing
Reexamination Certificate
2008-08-25
2010-02-16
Nguyen, Khai M (Department: 2819)
Coded data generation or conversion
Converter calibration or testing
C341S161000, C341S162000
Reexamination Certificate
active
07663516
ABSTRACT:
In a method and apparatus for compensating non-linearity of a gain of a residual amplifier (RA), a pipelined analog-to-digital converter (ADC) converts an analog input to a digital output (DO). The ADC includes a plurality of pipelined stages (PPS). Each stage, which includes an instance of the RA, provides a digital code corresponding to an output of the RA included in a preceding stage. A memory stores a piecewise linear representation for modeling the non-linearity of the gain. A calibrated gain of the RA corresponding to each region of a plurality of linear operating regions of the RA is stored in the memory. A gain adjuster adjusts the digital code for each one of the PPS in accordance with a gain factor derived from the calibrated gain for each one of the PPS. A constructor constructs the DO from the adjusted digital code received from each one of the PPS.
REFERENCES:
patent: 6642871 (2003-11-01), Takeyabu et al.
patent: 6778126 (2004-08-01), Ali
patent: 7002506 (2006-02-01), Tadeparthy et al.
patent: 7142138 (2006-11-01), Chen et al.
Chong-Min Kyung & Choong-Ki Kim, “Pipeline Analog-to-Digital Conversoin with Charge-Coupled Devices”, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 2, Apr. 1980, pp. 255-257.
Stephen H. Lewis & Paul R. Gray, “A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter”, IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, Dec. 1987, pp. 954-961.
Stephen H. Lewis et al, “A 10-b 20-Msample/s Analog-to-Digital Converter”, IEEE Journal of Solid-State Circuits, vol. 27, No. 3, Mar. 1992, pp. 351-358.
B. Murmann and B.E. Boser, “A 12-b 75-MS/s pipelined ADC using open-loop residue amplification”, IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2040-2050.
J. Li and U.K. Moon, “Background calibration techniques for multi-stage pipelined ADCs with digital redundancy”, IEEE Trans. Circuits Sys. II, Analog Digit. Signal Process., vol. 50, No. 9, Sep. 2004, pp. 531-538.
Brady III Wade James
Neerings Ronald O.
Nguyen Khai M
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Scheme for non-linearity correction of residue amplifiers in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scheme for non-linearity correction of residue amplifiers in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scheme for non-linearity correction of residue amplifiers in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4214726