Scheme for insuring data consistency between a plurality of cach

Details Scheme for insuring data consistency between a plurality of cach Scheme for insuring data consistency between a plurality of cach

1991-07-09

1993-06-22

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 364243, 3642434, 36424341, 36424344, G06F 1208

Patent

active

052222241

ABSTRACT:
A method for insuring data consistency between a plurality of individual processor cache memories and the main memory in a multi-processor computer system is provided which is capable of (1) detecting when one of a set of predefined data inconsistency states occurs as a data transaction request is being processed, and (2) correcting the data inconsistency states so that the operation may be executed in a correct and consistent manner. In particular, the method is adapted to address two kinds of data inconsistency states: (1) A request for a operation from a system unit to main memory when the location to be written to is present in the cache of some processor unit-in such a case, data in the cache is "stale" and the data inconsistency is avoided by preventing the associated processor from using the "stale" data; and (2) when a read operation is requested of main memory by a system unit and the location to be read may be written or has already been written in the cache of some processor--in this case, the data in main memory is "stale" and the data inconsistency is avoided by insuring that the data returned to the requesting unit is the updated data in the cache. The presence of one of the above-described data inconsistency states is detected in a SCU-based multi-processing system by providing the SCU with means for maintaining a copy of the cache directories for each of the processor caches. The SCU continually compares address data accompanying memory access requests with what is stored in the SCU cache directories in order to determine the presence of predefined conditions indicative of data inconsistencies, and subsequently executes corresponding predefined fix-up sequences.

REFERENCES:
patent: 3889237 (1975-06-01), Alferness et al.
patent: 3938097 (1976-02-01), Niguette, III
patent: 3949379 (1976-04-01), Ball
patent: 3979726 (1976-09-01), Lange et al.
patent: 4136386 (1979-01-01), Annunziata et al.
patent: 4141067 (1979-02-01), McLagan
patent: 4142234 (1979-02-01), Bean et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4197580 (1980-04-01), Chang et al.
patent: 4277826 (1981-07-01), Collins
patent: 4282572 (1981-08-01), Moore, III et al.
patent: 4370710 (1983-01-01), Kroft
patent: 4392200 (1983-07-01), Arulpragasam
patent: 4410944 (1983-10-01), Kronies
patent: 4424562 (1984-01-01), Genma et al.
patent: 4424564 (1984-01-01), Hinai
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4426682 (1984-01-01), Riffe et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4471429 (1984-09-01), Porter et al.
patent: 4494190 (1985-01-01), Peters
patent: 4500958 (1985-02-01), Manton et al.
patent: 4503497 (1985-03-01), Krygowski et al.
patent: 4525777 (1985-06-01), Webster et al.
patent: 4543626 (1985-09-01), Bean et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4658356 (1987-04-01), Shiozaki et al.
patent: 4737931 (1988-04-01), Ishii
patent: 4747043 (1988-05-01), Rodman
patent: 4768148 (1988-08-01), Keeley et al.
patent: 4775955 (1988-10-01), Liu
patent: 4785395 (1988-11-01), Keeley
patent: 4797813 (1989-01-01), Igariashi
patent: 4847804 (1989-07-01), Shaffer et al.
patent: 4853846 (1989-08-01), Johnson et al.
C. K. Tang, "Cache System Design in the Tightly Coupled Multiprocessor System," Proceedings of the National Computer Conference, New York, Jun. 7-10, 1976, vol. 45, pp. 749-753.
J. Archibald et al., "Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model," ACM Transactions on Computer Systems, vol. 4, No. 4, Nov. 1986, pp. 273-298.
Fossum et al., "An Overview of the VAX 8600 System," Digital Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
Levy and Eckhouse, Jr., Computer Programming and Architecture, The VAX-11, Digital Equipment Corporation, 1980, pp. 263-276, 296-303, 351-368.
G. Desrochers, Principles of Parallel and Multiprocessing, Intertext Publications, Inc., McGraw-Hill Book Co., 1987, pp. 68-71.
Smith, A. J., "Cache Memory Design: An Evolving Art," IEEE Spectrum Dec. 1987, pp. 40-44.

Affiliated with

Also associated with

Rating

Scheme for insuring data consistency between a plurality of cach does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scheme for insuring data consistency between a plurality of cach, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scheme for insuring data consistency between a plurality of cach will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1446453